欢迎访问ic37.com |
会员登录 免费注册
发布采购

F81867D 参数 Datasheet PDF下载

F81867D图片预览
型号: F81867D
PDF下载: 下载PDF文件 查看货源
内容描述: 6个UART μSuper IO 128字节FIFO和省电功能 [6 UARTs μSuper IO With 128 Bytes FIFO and Power Saving Functions]
分类和应用: 先进先出芯片
文件页数/大小: 315 页 / 2394 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F81867D的Datasheet PDF文件第201页浏览型号F81867D的Datasheet PDF文件第202页浏览型号F81867D的Datasheet PDF文件第203页浏览型号F81867D的Datasheet PDF文件第204页浏览型号F81867D的Datasheet PDF文件第206页浏览型号F81867D的Datasheet PDF文件第207页浏览型号F81867D的Datasheet PDF文件第208页浏览型号F81867D的Datasheet PDF文件第209页  
F81867  
This bit works only in 9-bit mode.  
0: the SM2 bit will be cleared by host, so that data could be received.  
6
AUTO_ADDR  
R/W LRESET#  
0
1: the SM2 bit will be cleared by hardware according to the sent address and  
the given address (or broadcast address derived by SADDR and SADEN)  
5
4
RS485_INV  
RS485_EN  
R/W LRESET#  
R/W LRESET#  
0
0
Invert RTS# if RS485_EN is set.  
0: RS232 driver.  
1: RS485 driver. RTS# is driven high automatically when transmitting  
data, otherwise is kept low.  
0 : No reception delay when SIR is changed from TX to RX.  
3
2
RXW4C_IR  
TXW4C_IR  
R/W LRESET#  
R/W LRESET#  
0
0
1 : Reception delay 4 character-time when SIR is changed from TX to RX.  
0 : No transmission delay when SIR is changed from RX to TX.  
1 : Transmission delay 4 character-time when SIR is changed from RX to TX.  
IRQ_MODE1 and IRQ_MODE0 will select the UART5 interrupt mode if IRQ  
sharing is enabled.  
00 : Sharing IRQ active low Level mode.  
01 : Sharing IRQ active high edge mode.  
10 : Sharing IRQ active high Level mode.  
1
0
IRQ_MODE0  
IRQ_SHARE  
R/W LRESET#  
0
0
11 : Reserved.  
This bit is effective at IRQ is sharing with the other device (IRQ_SHARE, bit 1).  
0 : IRQ is not sharing with other device.  
1 : IRQ is sharing with other device.  
R/W LRESET#  
IR Mode Select Register Index F1h  
Bit  
Name  
R/W Reset Default  
Description  
7-5  
Reserved  
-
-
-
Reserved. Return 010b when read.  
0X: Disable IR1 function.  
10 : Enable IR1 function, active pulse is 1.6uS.  
IRMODE1  
IRMODE0  
4-3  
2
R/W LRESET#  
R/W LRESET#  
00b  
11 : Enable IR1 function, active pulse is 3/16 bit time.  
0 : Full Duplex function for IR self test.  
1 : Half Duplex function.  
HDUPLX  
1
Return 1 when read.  
0 : IRTX is not inversed.  
1 : Inverse the IRTX.  
1
0
TXINV_IR  
RXINV_IR  
R/W LRESET#  
R/W LRESET#  
0
0
0 : IRRX is not inversed.  
1 : Inverse the IRRX.  
Clock Register Index F2h  
Bit  
Name  
R/W Reset Default  
Description  
7-2  
Reserved  
-
-
-
Reserved.  
Select the clock source for UART6.  
00: 1.8432MHz.  
1-0  
UART6_CLK_SEL R/W LRESET# 00b 01: 18.432MHz.  
10: 24MHz.  
11: 14.769MHz.  
205  
Dec, 2011  
V0.12P  
 复制成功!