欢迎访问ic37.com |
会员登录 免费注册
发布采购

93C66 参数 Datasheet PDF下载

93C66图片预览
型号: 93C66
PDF下载: 下载PDF文件 查看货源
内容描述: 4096位串行CMOS EEPROM ( MICROWIRE⑩同步总线) [4096-Bit Serial CMOS EEPROM (MICROWIRE⑩ Synchronous Bus)]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 13 页 / 116 K
品牌: FAIRCHILD [ FAIRCHILD SEMICONDUCTOR ]
 浏览型号93C66的Datasheet PDF文件第3页浏览型号93C66的Datasheet PDF文件第4页浏览型号93C66的Datasheet PDF文件第5页浏览型号93C66的Datasheet PDF文件第6页浏览型号93C66的Datasheet PDF文件第8页浏览型号93C66的Datasheet PDF文件第9页浏览型号93C66的Datasheet PDF文件第10页浏览型号93C66的Datasheet PDF文件第11页  
FM93C66 4096-Bit Serial CMOS EEPROM
(MICROWIRE
TM
Synchronous Bus)
The Erase all instruction will program all locations to a logical “1”
state. Input information (Start bit, Opcode and Address) for this
WDS instruction should be issued as listed under Table1. After
inputting the last bit of data (A0 bit), CS signal must be brought low
before the next rising edge of the SK clock. This falling edge of the
CS initiates the self-timed programming cycle. It takes t
WP
time
(Refer appropriate DC and AC Electrical Characteristics table) for
the internal programming cycle to finish. During this time, the
device remains busy and is not ready for another instruction.
Status of the internal programming can be polled as described
under WRITE instruction description. While the device is busy, it
is recommended that no new instruction be issued. Refer
Erase
All cycle diagram.
Note:
The Fairchild CMOS EEPROMs do not require an “ERASE” or “ERASE ALL”
instruction prior to the “WRITE” or “WRITE ALL” instruction, respectively. The
“ERASE” and “ERASE ALL” instructions are included to maintain compatibility with
earlier technology EEPROMs.Clearing of Ready/Busy status
the programming status as either BUSY (low) or READY (high)
when CS is brought high (DO output will be tri-stated when CS is
low). To restate, during programming, the CS pin may be brought
high and low any number of times to view the programming status
without affecting the programming operation. Once programming
is completed (Output in READY state), the output is ‘cleared’
(returned to normal tri-state condition) by clocking in a Start Bit.
After the Start Bit is clocked in, the output will return to a tri-stated
condition. When clocked in, this Start Bit can be the first bit in a
command string, or CS can be brought low again to reset all
internal circuits. Refer
Clearing Ready Status
diagram.
Related Document
Application Note: AN758 - Using Fairchild’s MICROWIRE™ EE-
PROM.
When programming is in progress, the Data-Out pin will display
7
FM93C66 Rev. C.1
www.fairchildsemi.com