欢迎访问ic37.com |
会员登录 免费注册
发布采购

XRT86L30IV 参数 Datasheet PDF下载

XRT86L30IV图片预览
型号: XRT86L30IV
PDF下载: 下载PDF文件 查看货源
内容描述: 单一T1 / E1 / J1成帧器/ LIU COMBO [SINGLE T1/E1/J1 FRAMER/LIU COMBO]
分类和应用:
文件页数/大小: 284 页 / 1793 K
品牌: EXAR [ EXAR CORPORATION ]
 浏览型号XRT86L30IV的Datasheet PDF文件第1页浏览型号XRT86L30IV的Datasheet PDF文件第3页浏览型号XRT86L30IV的Datasheet PDF文件第4页浏览型号XRT86L30IV的Datasheet PDF文件第5页浏览型号XRT86L30IV的Datasheet PDF文件第6页浏览型号XRT86L30IV的Datasheet PDF文件第7页浏览型号XRT86L30IV的Datasheet PDF文件第8页浏览型号XRT86L30IV的Datasheet PDF文件第9页  
XRT86L30  
SINGLE T1/E1/J1 FRAMER/LIU COMBO  
APPLICATIONS  
REV. 1.0.1  
High-Density T1/E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems  
SONET/SDH terminal or Add/Drop multiplexers (ADMs)  
T1/E1/J1 add/drop multiplexers (MUX)  
Channel Service Units (CSUs): T1/E1/J1 and Fractional T1/E1/J1  
Digital Access Cross-connect System (DACs)  
Digital Cross-connect Systems (DCS)  
Frame Relay Switches and Access Devices (FRADS)  
ISDN Primary Rate Interfaces (PRA)  
PBXs and PCM channel bank  
T3 channelized access concentrators and M13 MUX  
Wireless base stations  
ATM equipment with integrated DS1 interfaces  
Multichannel DS1 Test Equipment  
T1/E1/J1 Performance Monitoring  
Voice over packet gateways  
Routers  
FEATURES  
Full duplex DS1 Tx and Rx Framer/LIU  
Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz  
asynchronous back plane connections with jitter and wander attenuation  
Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 4-channel  
multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus (with stuffed don’t care bits for the  
other 3 channels)  
Programmable output clocks for Fractional T1/E1/J1  
Supports Channel Associated Signaling (CAS)  
Supports Common Channel Signalling (CCS)  
Supports ISDN Primary Rate Interface (ISDN PRI) signaling  
Extracts and inserts robbed bit signaling (RBS)  
3 Integrated HDLC controllers for transmit and receive, each controller having two 96-byte buffers (buffer 0 /  
buffer 1)  
HDLC Controllers Support SS7  
Timeslot assignable HDLC  
V5.1 or V5.2 Interface  
Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface  
every 1 second or for a single transmission  
Alarm Indication Signal with Customer Installation signature (AIS-CI)  
Remote Alarm Indication with Customer Installation (RAI-CI)  
Gapped Clock interface mode for Transmit and Receive.  
Intel/Motorola and Power PC interfaces for configuration, control and status monitoring  
Parallel search algorithm for fast frame synchronization  
Wide choice of T1 framing structures: SF/D4, ESF, SLC®96, T1DM and N-Frame (non-signaling)  
2
 复制成功!