欢迎访问ic37.com |
会员登录 免费注册
发布采购

EN29LV160AB-70UIP 参数 Datasheet PDF下载

EN29LV160AB-70UIP图片预览
型号: EN29LV160AB-70UIP
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash, 1MX16, 70ns, PDSO44, SOP-44]
分类和应用: 光电二极管内存集成电路闪存
文件页数/大小: 44 页 / 1435 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第15页浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第16页浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第17页浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第18页浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第20页浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第21页浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第22页浏览型号EN29LV160AB-70UIP的Datasheet PDF文件第23页  
EN29LV160A  
timing diagram. The DQ2 vs. DQ6 figure shows the differences between DQ2 and DQ6 in graphical  
form.  
Reading Toggle Bits DQ6/DQ2  
Refer to Flowchart 6 for the following discussion. Whenever the system initially begins reading toggle  
bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling.  
Typically, a system would note and store the value of the toggle bit after the first read. After the  
second read, the system would compare the new value of the toggle bit with the first. If the toggle bit  
is not toggling, the device has completed the program or erase operation. The system can read array  
data on DQ7–DQ0 on the following read cycle.  
However, if after the initial two read cycles, the system determines that the toggle bit is still toggling,  
the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the  
system should then determine again whether the toggle bit is toggling, since the toggle bit may have  
stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has  
successfully completed the program or erase operation. If it is still toggling, the device did not  
complete the operation successfully, and the system must write the reset command to return to  
reading array data.  
The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5  
has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive  
read cycles, determining the status as described in the previous paragraph. Alternatively, it may  
choose to perform other system tasks. In this case, the system must start at the beginning of the  
algorithm when it returns to determine the status of the operation (top of Flowchart 6).  
Write Operation Status  
RY/BY  
Operation  
DQ7  
DQ6  
DQ5  
DQ3  
DQ2  
#
0
0
1
Embedded Program  
Algorithm  
No  
toggle  
DQ7#  
Toggle  
Toggle  
0
0
0
N/A  
1
Standard  
Mode  
Embedded Erase Algorithm  
0
1
Toggle  
Reading within Erase  
Suspended Sector  
No  
Toggle  
N/A  
Toggle  
Erase  
Suspend  
Mode  
Reading within Non-Erase  
Suspended Sector  
Data  
Data  
Data  
0
Data  
N/A  
Data  
N/A  
1
0
Erase-Suspend Program  
DQ7#  
Toggle  
This Data Sheet may be revised by subsequent versions  
or modifications due to changes in technical specifications.  
©2004 Eon Silicon Solution, Inc., www.essi.com.tw  
19  
Rev. I, Issue Date: 2008/07/17  
 复制成功!