Page 60
Epson Research and Development
Vancouver Design Center
7.1.7 Motorola PowerPC Interface Timing (e.g. MPC8xx, MC68040, Coldfire)
TCLKOUT
t2
t3
CLKOUT
t4
t5
A[11:31], RD/WR#
TSIZ[0:1], M/R#
t7
t6
CS#
TS#
TA#
t8
t9
t11
t12 t13
t15 t16
t10
t14
BI#
t17
t18
D[0:15](write)
t19
t20
t21
D[0:15](read)
Figure 7-7: Motorola PowerPC Timing
Note
The above timing diagram is not applicable if MD12 = 1 (BUSCLK divided by 2).
S1D13506
X25B-A-001-10
Hardware Functional Specification
Issue Date: 01/02/06