欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM47FM3288SBB 参数 Datasheet PDF下载

EM47FM3288SBB图片预览
型号: EM47FM3288SBB
PDF下载: 下载PDF文件 查看货源
内容描述: 16GB ( 64mA的?? 8Bankà ?? 32 ),双数据速率3 SDRAM堆叠 [16Gb (64M×8Bank×32) Double DATA RATE 3 Stack SDRAM]
分类和应用: 动态存储器
文件页数/大小: 41 页 / 1147 K
品牌: EOREX [ EOREX CORPORATION ]
 浏览型号EM47FM3288SBB的Datasheet PDF文件第31页浏览型号EM47FM3288SBB的Datasheet PDF文件第32页浏览型号EM47FM3288SBB的Datasheet PDF文件第33页浏览型号EM47FM3288SBB的Datasheet PDF文件第34页浏览型号EM47FM3288SBB的Datasheet PDF文件第36页浏览型号EM47FM3288SBB的Datasheet PDF文件第37页浏览型号EM47FM3288SBB的Datasheet PDF文件第38页浏览型号EM47FM3288SBB的Datasheet PDF文件第39页  
EM47FM3288SBB  
CAS Latency  
The CAS Latency is defined by MR0 (bits A9-A11). CAS Latency is the delay, in clock cycles, between the  
internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any  
half-clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL); RL  
= AL + CL.  
Test Mode  
The normal operating mode is selected by MR0 (bit A7 = 0) and rest bits set to the desired values.  
Programming bit A7 to a ‘1’ places the DDR3 SDRAM into a test mode that is only used by the DRAM factory  
and should NOT be used. No operations or functionality is specified if A7 = 1.  
DLL Reset  
The DLL Reset bit is self-clearing, meaning that it returns back to the value of ‘0’ after the DLL reset function  
has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time that the DLL  
reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e., Read  
commands or ODT synchronous operations).  
Write Recovery  
The programmed WR value MR0 (bits A9, A10, and A11) is used for the auto precharge feature along with tRP  
to determine tDAL. WR (write recovery for auto-precharge) min in clock cycles is calculated by dividing tWR (in  
ns) by tCK (in ns) and rounding up to the next integer: WRmin[cycles] = Roundup(tWR[ns]/ tCK[ns]). The WR  
must be programmed to be equal to or larger than tWR(min).  
Precharge PD DLL  
MR0 (bit A12) is used to select the DLL usage during precharge power-down mode. When MR0 (A12 = 0), or  
‘slow-exit’, the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit  
requires tXPDLL to be met prior to the next valid command. When MR0 (A12 = 1), or ‘fast-exit’, the DLL is  
maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to  
the next valid command.  
Jul. 2012  
35/41  
www.eorex.com  
 复制成功!