欢迎访问ic37.com |
会员登录 免费注册
发布采购

EN29LV641H-70TCP 参数 Datasheet PDF下载

EN29LV641H-70TCP图片预览
型号: EN29LV641H-70TCP
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位( 4096K ×16位)快闪记忆体, CMOS 3.0伏只统一部门快闪记忆体 [64 Megabit (4096K x 16-bit) Flash Memory, CMOS 3.0 Volt-only Uniform Sector Flash Memory]
分类和应用:
文件页数/大小: 46 页 / 523 K
品牌: EON [ EON SILICON SOLUTION INC. ]
 浏览型号EN29LV641H-70TCP的Datasheet PDF文件第7页浏览型号EN29LV641H-70TCP的Datasheet PDF文件第8页浏览型号EN29LV641H-70TCP的Datasheet PDF文件第9页浏览型号EN29LV641H-70TCP的Datasheet PDF文件第10页浏览型号EN29LV641H-70TCP的Datasheet PDF文件第12页浏览型号EN29LV641H-70TCP的Datasheet PDF文件第13页浏览型号EN29LV641H-70TCP的Datasheet PDF文件第14页浏览型号EN29LV641H-70TCP的Datasheet PDF文件第15页  
EN29LV641H/L EN29LV640U  
data with the same exception. See “Sector Erase Suspend/Resume Commands” for more additional  
information.  
The system must issue the reset command to re-enable the device for reading array data if DQ5 goes  
high or while in the autoselect mode. See the “Reset Command” for additional details.  
Output Disable Mode  
When the OE# pin is at a logic high level (VIH), the output from the device is disabled. The output pins  
are placed in a high impedance state.  
Standby Mode  
The device has a CMOS-compatible standby mode, which reduces the current to < 1µA (typical). It is  
placed in CMOS-compatible standby when the CE# pin is at VCC ± 0.5. RESET# and BYTE# pin must  
also be at CMOS input levels. The device also has a TTL-compatible standby mode, which reduces the  
maximum VCC current to < 1mA. It is placed in TTL-compatible standby when the CE# pin is at VIH.  
When in standby modes, the outputs are in a high-impedance state independent of the OE# input.  
Automatic Sleep Mode  
The device has an automatic sleep mode, which minimizes power consumption. The devices will enter  
this mode automatically when the states of address bus remain stable for tacc + 30ns. ICC4 in the DC  
Characteristics table shows the current specification. With standard access times, the device will output  
new data when addresses change.  
Writing Command Sequences  
To write a command or command sequence to program data to the device or erase data, the system  
has to drive WE# and CE# to VIL, and OE# to VIH.  
The device has an Unlock Bypass mode to facilitate faster programming. Once the device enters the  
Unlock Bypass mode, only two write cycles are required to program a word, instead of four.  
The system can also read the autoselect codes by entering the autoselect mode, which need the  
autoselect command sequence to be written. Please refer to the “Command Definitions” for all the  
available commands.  
Autoselect Identification Mode  
The autoselect mode provides manufacturer and device identification, and sector protection verification,  
through identifier codes output on DQ15–DQ0. This mode is primarily intended for programming  
equipment to automatically match a device to be programmed with its corresponding programming  
algorithm. However, the autoselect codes can also be accessed in-system through the command  
register.  
When using programming equipment, the autoselect mode requires VID (10.5 V to 11.5 V) on address  
pin A9. Address pins A6, A1, and A0 must be as shown in Autoselect Codes table. In addition, when  
verifying sector group protection, the sector group address must appear on the appropriate highest  
order address bits. Refer to the corresponding Sector Address Tables. The “Command Definitions”  
table shows the remaining address bits that are don’t-care. When all necessary bits have been set as  
required, the programming equipment may then read the corresponding identifier code on DQ15–DQ0.  
To access the autoselect codes in-system; the host system can issue the autoselect command via the  
command register, as shown in the Command Definitions table. This method does not require VID. See  
“Command Definitions” for details on using the autoselect mode. Note that a Reset command is  
required to return to read mode when the device is in the autoselect mode.  
This Data Sheet may be revised by subsequent versions  
or modifications due to changes in technical specifications.  
©2005 Eon Silicon Solution, Inc., www.essi.com.tw  
11  
Rev. B, Issue Date: 2005/06/27