欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM78P259NSO14J 参数 Datasheet PDF下载

EM78P259NSO14J图片预览
型号: EM78P259NSO14J
PDF下载: 下载PDF文件 查看货源
内容描述: [EM78Q153SN EM78P153SP EM78P153SN EM78156EH EM78156EP EM78156EM EM78156EKM EM78Q156ELP EM78Q156ELM EM78Q156ELKM EM78P156ELP EM78P156ELM EM78P156ELKM EM78P156NP EM78P156NM EM78447SH EM78447SAP EM78447SAM EM78447SAS EM78447SBP EM78447SBWM EM78Q447SH EM78Q447SAP EM78Q447SAM EM78Q447SBP EM78Q447SBWM EM78P447SAP EM78P447SAM EM78P447SAS EM78P447SBP EM78P447SBWM EM78Q257 EM78Q257AP EM78Q257AM EM78Q257BP EM78Q257BM EM78P257AP EM78P257AM EM78P257BP EM78P257BM EM78451H EM78451P EM78451AQ EM]
分类和应用:
文件页数/大小: 81 页 / 2574 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM78P259NSO14J的Datasheet PDF文件第25页浏览型号EM78P259NSO14J的Datasheet PDF文件第26页浏览型号EM78P259NSO14J的Datasheet PDF文件第27页浏览型号EM78P259NSO14J的Datasheet PDF文件第28页浏览型号EM78P259NSO14J的Datasheet PDF文件第30页浏览型号EM78P259NSO14J的Datasheet PDF文件第31页浏览型号EM78P259NSO14J的Datasheet PDF文件第32页浏览型号EM78P259NSO14J的Datasheet PDF文件第33页  
EM78P258N  
8-Bit Microprocessor with OTP ROM  
6.2.15 IOC81 (TCCC Counter)  
IOC81 (TCCC) is an 8-bit clock counter that can be extended to 16-bit counter. It can  
be read, written, and cleared on any reset condition.  
If HF (Bit 2 of IOCA0) = 1 and IRE (Bit 3 of IOCA0) = 1, TCCC counter scale uses the  
low-time segments of the pulse generated by Fcarrier frequency modulation (see Fig.  
6-11 in Section 6.8.2, Function Description). Then TCCC value will be TCCC predict  
value.  
When HP = 0 or IRE = 0, the TCCC is an UP Counter.  
NOTE  
Under TCCC UP Counter mode:  
TCCC timeout period [1/Fosc x scaler (IOCA0) x (256-TCCC cnt) x 1(CLK=2)]  
TCCC timeout period [1/Fosc x scaler (IOCA0) x (256-TCCC cnt) x 2(CLK=4)]  
When HP = 1 and IRE = 1, TCCC counter scale uses the low-time segments of the  
pulse generated by Fcarrier frequency modulation.  
NOTE  
Under IR mode:  
Fcarrier = FT/ 2 { [1+decimal TCCC Counter value (IOC81)] * TCCC Scale (IOCA0) }  
FT is system clock: FT = Fosc/1 (CLK=2)  
FT = Fosc/2 (CLK=4)  
6.2.16 IOC91 (Low-Time Register)  
The 8-bit Low-time register controls the active or Low segment of the pulse.  
The decimal value of its contents determines the number of oscillator cycles and  
verifies that the IR OUT pin is active. The active period of IR OUT can be calculated as  
follows:  
NOTE  
Low time width = { [1+decimal low-time value (IOC91)] * Low time Scale(IOCB1) } / FT  
FT is system clock: FT = Fosc/1 (CLK=2)  
FT = Fosc/2 (CLK=4)  
When an interrupt is generated by the Low time down counter underflow (when  
enabled), the next instruction will be fetched from address 015H (Low time).  
Product Specification (V1.0) 06.16.2005  
23  
(This specification is subject to change without further notice)  
 复制成功!