欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDJ1108BABG-AC-E 参数 Datasheet PDF下载

EDJ1108BABG-AC-E图片预览
型号: EDJ1108BABG-AC-E
PDF下载: 下载PDF文件 查看货源
内容描述: 1G位DDR3 SDRAM [1G bits DDR3 SDRAM]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 148 页 / 1878 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第114页浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第115页浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第116页浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第117页浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第119页浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第120页浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第121页浏览型号EDJ1108BABG-AC-E的Datasheet PDF文件第122页  
EDJ1108BABG, EDJ1116BABG  
Precharge  
The precharge command is used to precharge or close a bank that has been activated. The precharge command is  
triggered when /CS, /RAS and /WE are low and /CAS is high at the rising edge of the clock. The precharge  
command can be used to precharge each bank independently or all banks simultaneously. Four address bits A10,  
BA0, BA1 and BA2 are used to define which bank to precharge when the command is issued.  
[Bank Selection for Precharge by Address Bits]  
A10  
L
BA0  
L
BA1  
L
BA2  
L
Precharged Bank(s)  
Bank 0 only  
L
H
L
L
L
Bank 1 only  
L
H
H
L
L
Bank 2 only  
L
H
L
L
Bank 3 only  
L
H
H
H
H
×
Bank 4 only  
L
H
L
L
Bank 5 only  
L
H
H
×
Bank 6 only  
L
H
×
Bank 7 only  
H
All banks 0 to 7  
Remark: H: VIH, L: VIL, ×: VIH or VIL  
Data Sheet E1248E40 (Ver. 4.0)  
118  
 复制成功!