欢迎访问ic37.com |
会员登录 免费注册
发布采购

DR80390_1 参数 Datasheet PDF下载

DR80390_1图片预览
型号: DR80390_1
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能8位微控制器版本3.10 [High Performance 8-bit Microcontroller ver 3.10]
分类和应用: 微控制器
文件页数/大小: 8 页 / 117 K
品牌: DCD [ DIGITAL CORE DESIGN ]
 浏览型号DR80390_1的Datasheet PDF文件第1页浏览型号DR80390_1的Datasheet PDF文件第2页浏览型号DR80390_1的Datasheet PDF文件第4页浏览型号DR80390_1的Datasheet PDF文件第5页浏览型号DR80390_1的Datasheet PDF文件第6页浏览型号DR80390_1的Datasheet PDF文件第7页浏览型号DR80390_1的Datasheet PDF文件第8页  
DELIVERABLES
Source code:
VHDL Source Code or/and
VERILOG Source Code or/and
Encrypted, or plain text EDIF netlist
VHDL & VERILOG test bench environment
Active-HDL automatic simulation macros
ModelSim automatic simulation macros
Tests with reference responses
Technical documentation
Installation notes
HDL core specification
Datasheet
Synthesis scripts
Example application
Technical support
IP Core implementation support
3 months maintenance
Single Design to Unlimited Designs
SYMBOL
clk
reset
ramdatai(7:0)
ramdatao(7:0)
ramaddr(7:0)
ramoe
ramwe
sfrdatao(7:0)
sfraddr(7:0)
sfroe
sfrwe
prgdatao(7:0)
prgdataz
prgaddr(23:0)
prgrd
prgwr
xramdatao(7:0)
xramdataz
xramaddr(23:0)
xramrd
xramwr
docddatao
docdclk
stop
pmm
port0o(7:0)
port1o(7:0)
port2o(7:0)
port3o(7:0)
sfrdatai(7:0)
prgdatai(7:0)
xramdatai(7:0)
Delivery the IP Core updates, minor and
major versions changes
Delivery the documentation updates
Phone & email support
int0
int1
docddatai
LICENSING
Comprehensible and clearly defined licensing
methods without royalty fees make using of IP
Core easy and simply.
Single Design
license allows use IP Core in
single FPGA bitstream and ASIC implementa-
tion.
Unlimited Designs, One Year
licenses allow
use IP Core in unlimited number of FPGA bit-
streams and ASIC implementations.
In all cases number of IP Core instantiations
within a design, and number of manufactured
chips are unlimited. There is no time restriction
except
One Year
license where time of use is
limited to 12 months.
Single Design license for
VHDL, Verilog source code called HDL Source
Encrypted, or plain text EDIF called Netlist
port0i(7:0)
port1i(7:0)
port2i(7:0)
port3i(7:0)
t0
gate0
t1
gate1
rxd0i
rxd0o
txd0
One Year license for
Encrypted Netlist only
Unlimited Designs license for
HDL Source
Netlist
Upgrade from
HDL Source to Netlist
All trademarks mentioned in this document
are trademarks of their respective owners.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.