欢迎访问ic37.com |
会员登录 免费注册
发布采购

DR80390_1 参数 Datasheet PDF下载

DR80390_1图片预览
型号: DR80390_1
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能8位微控制器版本3.10 [High Performance 8-bit Microcontroller ver 3.10]
分类和应用: 微控制器
文件页数/大小: 8 页 / 117 K
品牌: DCD [ DIGITAL CORE DESIGN ]
 浏览型号DR80390_1的Datasheet PDF文件第2页浏览型号DR80390_1的Datasheet PDF文件第3页浏览型号DR80390_1的Datasheet PDF文件第4页浏览型号DR80390_1的Datasheet PDF文件第5页浏览型号DR80390_1的Datasheet PDF文件第6页浏览型号DR80390_1的Datasheet PDF文件第7页浏览型号DR80390_1的Datasheet PDF文件第8页  
DR80390
High Performance
8-bit Microcontroller
ver 3.10
OVERVIEW
DR80390 is a
high performance, area
optimized
soft core of a single-chip 8-bit em-
bedded controller dedicated for operation with
fast
(typically on-chip) and
slow
(off-chip)
memories.
The core has been designed with a
special concern about
low power consump-
tion.
Additionally an advanced power man-
agement unit makes DR80390 core
perfect
for portable equipment
where low power
consumption is mandatory.
DR80390 soft core is 100% binary-
compatible with the industry standard 80C390
8-bit microcontroller. There are two configura-
tions of DR80390:
Harward
where external
data and program buses are separated, and
von Neumann
with common program and ex-
ternal data bus. DR80390 has RISC architec-
ture
6.7 times faster
compared to standard
architecture and executes
65-200 million in-
structions
per second. This performance can
also be exploited to great advantage in
low
power
applications where the core can be
clocked up to seven times more slowly than
the original implementation for no performance
penalty.
DR80390 is delivered with
fully auto-
mated testbench
and
complete set of tests
allowing easy package validation at each stage
of SoC design flow.
All trademarks mentioned in this document
are trademarks of their respective owners.
CPU FEATURES
100% software compatible with industry
standard 80390
LARGE mode – 8051 instruction set
FLAT mode – 80390 instruction set
RISC architecture enables to execute in-
structions 6.7 times faster compared to
standard 8051
12 times faster multiplication
9.6 times faster division
Up to 256 bytes of internal (on-chip) Data
Memory
Up to 16M bytes of contiguous Program
Memory
Up to 16M bytes of external (off-chip) Data
Memory
User programmable Program Memory Wait
States solution for wide range of memories
speed
User programmable External Data Memory
Wait States solution for wide range of
memories speed
De-multiplexed Address/Data bus to allow
easy connection to memory
Interface for additional Special Function
Registers
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2003 DCD – Digital Core Design. All Rights Reserved.