55
8Bit Single Chip Microcontroller
DMC73C168
- MODE SELECTOR BIT (AM, FM)
These bits selects dividing method whether pulse swallow dividing type or direct dividing type.
According to the input frequency band three combinations are available as follows.
INSL1
INSL0 Freq. Dividing Types Input Freq. Range
Input Port
Freq. Div Number
0
0
0
1
NOT USE
Direct Dividing
0.5 - 10MHz
LW MW SWL
5 - 40MHz
SWH
VCOL=ACTIVE
VCOH=PULL-DOWN
VCOL=ACTIVE
M
1
1
0
1
(1/16, 1/17)
(16M+S)
2(16M+S)
Pulse swallow type
(1/2x1/16, 1/17)
Pulse swallow type
VCOH=PULL-DOWN
VCOH=ACTIVE
10 - 150MHz
FM
VCOL=PULL-DOWN
Figure 5-7-4. Mode Selector Bit
(Note) : M represents program counter dividing numeral value
S represents swallow dividing numeral value
- PLLCTL1
P17
>0111
Bit
7
6
5
4
3
2
1
0
Read
READY
NOT USED
X
PLL TEST
UNLOCK DETECTOR
UL1
O
UL0
O
Reset
Value
O
X
X
O
O
UNLOCK DETECTOR
- 0 : No operation
- 1 : Active
- * ATTENTION
- 00 : PLL LOCK/STOP/OFF
- 01 : REF FREQ>VCO
FREQ
- 10 : REF FREQ<VCO
Bit
7
6
5
4
3
2
1
0
Write
PLLEN
NOT USED
PLL TEST
NOT USED
Reset
Value
O
X
X
X
O
O
O
O
- 0 : No operation
- 1 : Active
- * ATTENTION
These bits must be set to "0" in normal program
operation
Figure 5-7-5. PLL Control Register
£Ä£Á£Å£×£Ï £Ï
DAEWOO ELECTRONICS CO., LTD.