PSoC® 3: CY8C32 Family
Data Sheet
11.3 Power Regulators
Specifications are valid for –40 °C ≤ TA ≤ 85 °C and TJ ≤ 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V,
except where noted.
11.3.1 Digital Core Regulator
Table 11-4. Digital Core Regulator DC Specifications
Parameter
VDDD
Description
Input voltage
Conditions
Min
1.8
–
Typ
–
Max
5.5
–
Units
V
VCCD
Output voltage
1.80
1
V
Regulator output capacitor
±10%, X5R ceramic or better. The two
–
–
µF
V
CCD pins must be shorted together, with
as short a trace as possible, see Power
System on page 29
Figure 11-5. Regulators VCC vs VDD
Figure 11-6. Digital Regulator PSRR vs Frequency and VDD
11.3.2 Analog Core Regulator
Table 11-5. Analog Core Regulator DC Specifications
Parameter
VDDA
Description
Input voltage
Conditions
Min
1.8
–
Typ
–
Max
5.5
–
Units
V
VCCA
Output voltage
1.80
1
V
Regulator output capacitor
±10%, X5R ceramic or better
–
–
µF
Figure 11-7. Analog Regulator PSRR vs Frequency and VDD
Document Number: 001-56955 Rev. *J
Page 67 of 119
[+] Feedback
CYPRESS [ CYPRESS ]
