欢迎访问ic37.com |
会员登录 免费注册
发布采购

CY8C24223-SPPVC 参数 Datasheet PDF下载

CY8C24223-SPPVC图片预览
型号: CY8C24223-SPPVC
PDF下载: 下载PDF文件 查看货源
内容描述: PSoC混合信号阵列 [PSoC Mixed Signal Array]
分类和应用:
文件页数/大小: 41 页 / 618 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号CY8C24223-SPPVC的Datasheet PDF文件第24页浏览型号CY8C24223-SPPVC的Datasheet PDF文件第25页浏览型号CY8C24223-SPPVC的Datasheet PDF文件第26页浏览型号CY8C24223-SPPVC的Datasheet PDF文件第27页浏览型号CY8C24223-SPPVC的Datasheet PDF文件第29页浏览型号CY8C24223-SPPVC的Datasheet PDF文件第30页浏览型号CY8C24223-SPPVC的Datasheet PDF文件第31页浏览型号CY8C24223-SPPVC的Datasheet PDF文件第32页  
CY8C24x23 Final Data Sheet  
3. Electrical Specifications  
3.4.2  
AC General Purpose IO Specifications  
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V  
and -40°C T 85°C, or 3.0V to 3.6V and -40°C T 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and  
A
A
are for design guidance only or unless otherwise specified.  
Table 3-17. AC GPIO Specifications  
Symbol  
Description  
GPIO Operating Frequency  
Min  
Typ  
Max  
Units  
MHz  
Notes  
F
0
12  
GPIO  
TRiseF  
TFallF  
TRiseS  
TFallS  
Rise Time, Normal Strong Mode, Cload = 50 pF  
Fall Time, Normal Strong Mode, Cload = 50 pF  
Rise Time, Slow Strong Mode, Cload = 50 pF  
Fall Time, Slow Strong Mode, Cload = 50 pF  
3
18  
18  
ns  
ns  
ns  
ns  
Vdd = 4.5 to 5.25V, 10% - 90%  
Vdd = 4.5 to 5.25V, 10% - 90%  
Vdd = 3 to 5.25V, 10% - 90%  
Vdd = 3 to 5.25V, 10% - 90%  
2
10  
10  
27  
22  
90%  
10%  
GPIO  
Pin  
TRiseF  
TRiseS  
TFallF  
TFallS  
Figure 3-8. GPIO Timing Diagram  
June 4, 2004  
Document No. 38-12011 Rev. *F  
28  
 复制成功!