CY7C1061AV33
Switching Waveforms (continued)
Write Cycle No. 3 (BHE/BLE Controlled)
tWC
ADDRESS
CE1
CE2
tSCE
tAW
tHA
tBW
BHE/BLE
tSA
tPWE
WE
tSD
tHD
NOTE 17
DATA IO
VALID DATA
Truth Table
CE1 CE2 OE WE BLE
BHE
X
IO0–IO7
High-Z
IO8–IO15
High-Z
Mode
Power
Standby (ISB
Standby (ISB
H
X
L
L
L
L
L
L
L
X
L
X
X
L
X
X
H
H
H
L
X
X
L
Power Down
Power Down
Read All Bits
)
)
X
High-Z
Data Out
Data Out
High-Z
Data In
Data In
High-Z
High-Z
High-Z
H
H
H
H
H
H
H
L
Data Out
High-Z
Active (ICC
Active (ICC
Active (ICC
Active (ICC
Active (ICC
Active (ICC
Active (ICC
)
)
)
)
)
)
)
L
L
H
L
Read Lower Bits Only
Read Upper Bits Only
Write All Bits
L
H
L
Data Out
Data In
High-Z
X
X
X
H
L
L
L
H
L
Write Lower Bits Only
Write Upper Bits Only
Selected, Outputs Disabled
L
H
X
Data In
High-Z
H
X
Document #: 38-05256 Rev. *G
Page 7 of 10
[+] Feedback
CYPRESS [ CYPRESS ]
