欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM54907 参数 Datasheet PDF下载

BCM54907图片预览
型号: BCM54907
PDF下载: 下载PDF文件 查看货源
内容描述: [WICED™ IEEE 802.11 a/b/g/n/ac SoC with an Embedded Applications Processor]
分类和应用:
文件页数/大小: 95 页 / 1802 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM54907的Datasheet PDF文件第1页浏览型号BCM54907的Datasheet PDF文件第2页浏览型号BCM54907的Datasheet PDF文件第3页浏览型号BCM54907的Datasheet PDF文件第5页浏览型号BCM54907的Datasheet PDF文件第6页浏览型号BCM54907的Datasheet PDF文件第7页浏览型号BCM54907的Datasheet PDF文件第8页浏览型号BCM54907的Datasheet PDF文件第9页  
PRELIMINARY  
CYW54907  
14.5 WLAN 5 GHz Receiver Performance  
17.5 SPI Flash Timing ................................................82  
17.5.1 Read-Register Timing .............................82  
Specifications .................................................... 58  
14.6 WLAN 5 GHz Transmitter Performance  
17.5.2 Write-Register Timing .............................83  
17.5.3 Memory Fast-Read Timing .....................84  
17.5.4 Memory-Write Timing .............................85  
17.5.5 SPI Flash Parameters ............................86  
Specifications .................................................... 61  
14.7 General Spurious Emissions Specifications ...... 62  
14.7.1 Transmitter Spurious Emissions  
Specifications ........................................ 62  
14.7.2 Receiver Spurious Emissions  
17.6 USB PHY Electrical Characteristics and Timing 86  
17.6.1 USB 2.0 and USB 1.1 Electrical and Timing  
Parameters .............................................86  
Specifications ........................................ 64  
15.Internal Regulator Electrical Specifications. 65  
15.1 Core Buck Switching Regulator ........................ 65  
15.2 3.3V LDO (LDO3P3) ......................................... 66  
15.3 CLDO ................................................................ 67  
15.4 LNLDO .............................................................. 68  
15.5 BBPLL LDO ....................................................... 69  
17.6.2 USB 2.0 Timing Diagrams ......................88  
18.Power-Up Sequence and Timing................... 90  
18.1 Sequencing of Reset and Regulator Control  
Signals ...............................................................90  
18.1.1 Description of Control Signals ................90  
18.1.2 Control Signal Timing Diagrams .............90  
16.System Power Consumption ......................... 70  
19.Thermal Information....................................... 91  
16.1 WLAN Current Consumption ............................. 70  
16.1.1 2.4 GHz Mode ....................................... 70  
16.1.2 5 GHz Mode .......................................... 71  
19.1 Package Thermal Characteristics ......................91  
19.2 Junction Temperature Estimation and PSIJT  
Versus THETAJC .............................................................91  
19.3 Environmental Characteristics ...........................91  
20.Mechanical Information.................................. 92  
21.Ordering Information...................................... 93  
17.Interface Timing and AC Characteristics...... 72  
17.1 Ethernet MAC (MII/RMII) Interface Timing ........ 72  
17.1.1 MII Receive Packet Timing .................... 72  
17.1.2 MII Transmit Packet Timing ................... 72  
17.1.3 RMII Receive Packet Timing ................. 73  
17.1.4 RMII Transmit Packet Timing ................ 74  
17.2 I2S Master and Slave Mode TX Timing ............. 75  
22.Additional Information ................................... 93  
22.1 Acronyms and Abbreviations .............................93  
22.2 References .........................................................93  
22.3 IoT Resources ....................................................93  
22.4 Errata .................................................................93  
Document History Page................................................. 94  
Sales, Solutions, and Legal Information ...................... 95  
17.3 SDIO Interface Timing ....................................... 77  
17.3.1 SDIO Default-Speed Mode Timing ........ 77  
17.3.2 SDIO High-Speed Mode Timing ............ 78  
17.3.3 SDIO Bus Timing Specifications in SDR  
Modes .................................................... 79  
17.4 S/PDIF Interface Timing .................................... 80  
Document Number: 002-19312 Rev. *C  
Page 4 of 95  
 复制成功!