欢迎访问ic37.com |
会员登录 免费注册
发布采购

BCM43362KUBG 参数 Datasheet PDF下载

BCM43362KUBG图片预览
型号: BCM43362KUBG
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 1-Func, CMOS, PBGA69, WLBGA-69]
分类和应用: 电信电信集成电路
文件页数/大小: 60 页 / 5201 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号BCM43362KUBG的Datasheet PDF文件第20页浏览型号BCM43362KUBG的Datasheet PDF文件第21页浏览型号BCM43362KUBG的Datasheet PDF文件第22页浏览型号BCM43362KUBG的Datasheet PDF文件第23页浏览型号BCM43362KUBG的Datasheet PDF文件第25页浏览型号BCM43362KUBG的Datasheet PDF文件第26页浏览型号BCM43362KUBG的Datasheet PDF文件第27页浏览型号BCM43362KUBG的Datasheet PDF文件第28页  
CYW43362  
5. Wireless LAN MAC and PHY  
5.1 MAC Features  
The CYW43362 WLAN MAC supports features specified in the IEEE 802.11 base standard, and amended by IEEE 802.11n. The  
salient features are listed below:  
Transmission and reception of aggregated MPDUs (A-MPDU)  
Support for power management schemes, including WMM power-save, power-save multipoll (PSMP) and multiphase  
PSMP operation.  
Support for immediate ACK and Block-ACK policies  
Interframe space timing support, including RIFS  
Support for RTS/CTS and CTS-to-self frame sequences for protecting frame exchanges  
Back-off counters in hardware for supporting multiple priorities as specified in the WMM specification  
Timing synchronization function (TSF), network allocation vector (NAV) maintenance, and target beacon transmission time  
(TBTT) generation in hardware  
Hardware off-load for AES-CCMP, legacy WPA TKIP, legacy WEP ciphers, WAPI, and support for key management  
Support for coexistence with Bluetooth and other external radios  
Programmable independent basic service set (IBSS) or infrastructure basic service set functionality  
Statistics counters for MIB support  
5.1.1 MAC Description  
The CYW43362 WLAN MAC is designed to support high throughput operation with low-power consumption. It does so without com-  
promising on Bluetooth coexistence policies, thereby enabling optimal performance over both networks. In addition, several power-  
saving modes that have been implemented allow the MAC to consume very little power while maintaining network-wide timing syn-  
chronization. The architecture diagram of the MAC is shown in Figure 17 on page 24.  
Figure 17. WLAN MAC Architecture  
Embedded CPU Interface  
Host Registers, DMA Engines  
TXFIFO  
32 KB  
RXFIFO  
10 KB  
PSM  
PMQ  
PSM  
UCODE  
Memory  
IFS  
Backoff, BTCX  
WEP  
WEP, TKIP, AES  
TSF  
SHM  
BUS  
IHR  
NAV  
BUS  
Shared Memory  
6 KB  
RXE  
RX AMPDU  
TXE  
TX AMPDU  
EXTIHR  
MAC  
PHY Interface  
The following sections provide an overview of the important modules in the MAC.  
Document No. 002-14779 Rev. *G  
Page 24 of 60  
 复制成功!