PRELIMINARY
CYW20710
9.2.3 PCM Interface Timing
Table 23. PCM Interface Timing Specifications (Short Frame Synchronization, Master Mode)
Reference
Characteristics
Minimum
128
Maximum
Unit
kHz
1
2
3
4
5
6
7
8
9
PCM bit clock frequency
PCM bit clock HIGH time
PCM bit clock LOW time
2048
–
128
209
–
ns
ns
ns
ns
ns
ns
ns
ns
–
Delay from PCM_BCLK rising edge to PCM_SYNC high
Delay from PCM_BCLK rising edge to PCM_SYNC low
Delay from PCM_BCLK rising edge to data valid on PCM_OUT
Setup time for PCM_IN before PCM_BCLK falling edge
Hold time for PCM_IN after PCM_BCLK falling edge
50
50
50
–
–
–
50
10
–
Delay from falling edge of PCM_BCLK during last bit period to PCM_OUT –
becoming high impedance
50
Figure 13. PCM Interface Timing (Short Frame Synchronization, Master Mode)
2
1
3
PCM_BCLK
4
5
PCM_SYNC
6
9
HIGH
IMPEDENCE
Bit 15 (Previous Frame)
Bit 15
Bit 0
PCM_OUT
PCM_IN
7
8
Bit 15 (Previous Frame)
Bit 0
Bit 15
Document No. 002-14804 Rev. *H
Page 40 of 50
CYPRESS [ CYPRESS ]
