欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACM100 参数 Datasheet PDF下载

ACM100图片预览
型号: ACM100
PDF下载: 下载PDF文件 查看货源
内容描述: 车载摄像头模块 [Automotive Camera Module]
分类和应用:
文件页数/大小: 20 页 / 339 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号ACM100的Datasheet PDF文件第10页浏览型号ACM100的Datasheet PDF文件第11页浏览型号ACM100的Datasheet PDF文件第12页浏览型号ACM100的Datasheet PDF文件第13页浏览型号ACM100的Datasheet PDF文件第15页浏览型号ACM100的Datasheet PDF文件第16页浏览型号ACM100的Datasheet PDF文件第17页浏览型号ACM100的Datasheet PDF文件第18页  
ACM100  
This bit is reserved for future use and should not be set. To ensure compatibility with future  
releases, we recommend using a read/modify/write operation to preserve the status of this bit.  
[13] Reserved:  
Writing a ‘1’ to this location will enable dark current correction. Writing a ‘0’ will disable dark  
current correction.  
[12] DARK_OFFSET_EN:  
[11] SHARP_STRENGTH:  
Writing a ‘1’ to this bit will cause the sharpening filter to be at the stronger setting. Writing a  
‘0’ to this bit will cause the sharpening filter to be at a weaker setting.  
Writing a ‘1’ to this bit will enable the 3X3 FIR, sharpening filter. This filter has two default  
strengths.  
[10] SHARP_EN:  
[9] Reserved:  
This bit is reserved for future use and should not be set. To ensure compatibility with future  
releases, we recommend using a read/modify/write operation to preserve the status of this bit.  
[8] FPN_OFFSET_EN:  
Writing a ‘1’ to this location will enable the automatic correction of column fixed pattern offset  
errors in the hardware. FPN coefficients are calculated by placing known voltages on the  
columns when imager data is not being read. Writing a ‘0’ to this location will disable FPN  
offset correction. Note that on power up or after a system reset, this may require as much as  
two minutes to reach full performance. This is a result of filtering on the correction values to  
remove the affects of non-fixed pattern noise.  
[7] FULL_FRAME_FPN:  
Writing a ‘1’ to this location will cause FPN data to be collected over the entire frame. This is  
a test feature and it will cause the video to be overwritten. Writing a ‘0’ to this bit will enable  
normal operation.  
Writing a ‘0’ to this bit will disable all gain stages in the processing pipeline including merge  
bins. This mode is intended to be used to measure the SNR of the imager. Writing a ‘1’ to this  
bit will enable normal operation of the processing pipeline.  
[6] AGC_MODE:  
[5] MB_EN:  
Writing a ’1’ to this bit will enable Merge Bins contrast enhancement block in the processing  
pipeline. This block applies an adjustable non-linear function to ensure the video is mapped  
efficiently to 8 bits  
[4] MB_ROI_EN  
:
Writing a ’1’ to this bit will enable the ROI feature for the merge bins algorithm. Enabling this  
feature causes the algorithm to generate a non-linear transform that optimizes the portion of  
the image in the region of interest. The same transform is applied to the entire image, but the  
transform is calculated to optimize the region of interest.  
Writing a ‘1’ to this location will enable the starkiller, non-linear filter. This filter detects and  
corrects for single pixel defects in the imager.  
[3] SK_EN:  
This bit is reserved for future use and should not be set. To ensure compatibility with future  
releases, we recommend using a read/modify/write operation to preserve the status of this bit.  
[2] Reserved:  
[1] NTSC_TEST_ENABLE: Writing a ‘1’ to this bit will cause the camera to generate a test pattern on the NTSC output.  
Writing a ‘0’ will enable normal operation.  
[0]NTSC_EN:  
Writing a ‘0’ to this bit will turn off the NTSC output of the camera. Writing a ‘1’ to this bit will  
enable the NTSC output.  
Document Number: 001-05325 Rev. **  
Page 14 of 20  
 复制成功!