欢迎访问ic37.com |
会员登录 免费注册
发布采购

BT8375EPF 参数 Datasheet PDF下载

BT8375EPF图片预览
型号: BT8375EPF
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片收发器T1 / E1和综合业务数字网( ISDN )基本速率接口 [single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces]
分类和应用: 电信集成电路综合业务数字网
文件页数/大小: 323 页 / 1950 K
品牌: CONEXANT [ CONEXANT SYSTEMS, INC ]
 浏览型号BT8375EPF的Datasheet PDF文件第50页浏览型号BT8375EPF的Datasheet PDF文件第51页浏览型号BT8375EPF的Datasheet PDF文件第52页浏览型号BT8375EPF的Datasheet PDF文件第53页浏览型号BT8375EPF的Datasheet PDF文件第55页浏览型号BT8375EPF的Datasheet PDF文件第56页浏览型号BT8375EPF的Datasheet PDF文件第57页浏览型号BT8375EPF的Datasheet PDF文件第58页  
2.0 Circuit Description  
2.4 Receiver  
Bt8370/8375/8376  
Fully Integrated T1/E1 Framer and Line Interface  
2.4.8 External Receive Data Link  
The External Data Link (DL3) provides signal access to any bit(s) in any time slot  
of all frames, odd frames, or even frames, including T1 framing bits. Pin access to  
the DL3 receiver is provided through RDLCKO and RDLO. These two pins serve  
as the DL3 clock output (RDLCKO) and data output (RDLO). The data link  
mode of the pins is selected using the RDL_IO bit in the Programmable  
Input/Output register [PIO; addr 018].  
Control of DL3 is provided in two registers: External Data Link Channel  
[DL3_TS; add 015] and External Data Link Bit [DL3_BIT; addr 016]. RDL3 is  
set up by selecting the bit(s) (DL3_BIT) and time slot [TS[4:0]; addr 015] to be  
monitored, and then enabling the data link [DL3EN; addr 015], which starts the  
RDLCKO and TDLCKO gapped clock outputs that mark the selected bits, as  
shown in Figure 2-12.  
Figure 2-12. Receive External Data Link Waveforms  
Frame 1  
2
Frame 2  
Frame 3  
Frame 4  
Frame 5  
RDLO  
(T1: ESF)  
F
1
23 24  
F
1
2
23 24  
F
1
2
23 24  
F
1
2
23 24  
F
1
2
23 24  
F
1
2
RCKO  
RDLO  
TS24  
F
TS1  
TS2  
RDLCKO  
NOTE(S): This waveform represents time slot 1 extraction. Any combination of bits can be selected.  
2.4.9 Sa-Byte Receive Buffers  
The Sa-Byte buffers give read access to the odd frame Sa bits in E1 mode. Five  
receive Sa-Byte buffers [RSA4 to RSA8; addr 05B to 05F] are available. As a  
group, the buffers are updated every multiframe from Sa-bits received in TS0.  
This gives the processor up to 2 ms after the receive multiframe interrupt [RMF;  
addr 008] occurs to read any Sa-Byte buffer before the buffer content changes.  
2.4.10 Receive Data Link  
The RCVR contains two independent data link controllers (DL1 and DL2) and a  
Bit-Oriented Protocol (BOP) transceiver. DL1 and DL2 can be programmed to  
send and receive HDLC formatted messages in the Message-Oriented Protocol  
(MOP) mode. Alternatively, unformatted serial data can be sent and received over  
any combination of bits within a selected time slot or F-bit channel. The BOP  
transceiver can preemptively receive and transmit BOP messages, such as ESF  
Yellow Alarm.  
2-26  
Conexant  
N8370DSE  
 
 复制成功!