欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS5463-ISZ 参数 Datasheet PDF下载

CS5463-ISZ图片预览
型号: CS5463-ISZ
PDF下载: 下载PDF文件 查看货源
内容描述: 单相,双向功率/能量集成电路 [Single Phase, Bi-directional Power/Energy IC]
分类和应用:
文件页数/大小: 44 页 / 878 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS5463-ISZ的Datasheet PDF文件第7页浏览型号CS5463-ISZ的Datasheet PDF文件第8页浏览型号CS5463-ISZ的Datasheet PDF文件第9页浏览型号CS5463-ISZ的Datasheet PDF文件第10页浏览型号CS5463-ISZ的Datasheet PDF文件第12页浏览型号CS5463-ISZ的Datasheet PDF文件第13页浏览型号CS5463-ISZ的Datasheet PDF文件第14页浏览型号CS5463-ISZ的Datasheet PDF文件第15页  
CS5463  
SWITCHING CHARACTERISTICS  
Min / Max characteristics and specifications are guaranteed over all Operating Conditions.  
Typical characteristics and specifications are measured at nominal supply voltages and TA = 25 °C.  
VA+ = 5 V ±5% VD+ = 3.3 V ±5% or 5 V ±5%; AGND = DGND = 0 V. All voltages with respect to 0 V.  
Logic Levels: Logic 0 = 0 V, Logic 1 = VD+.  
Parameter  
Any Digital Input Except SCLK  
Symbol  
Min  
Typ  
Max  
Unit  
Rise Times  
(Note 16)  
t
-
-
-
-
-
50  
1.0  
100  
-
µs  
µs  
ns  
rise  
SCLK  
Any Digital Output  
Fall Times  
(Note 16)  
Any Digital Input Except SCLK  
SCLK  
t
-
-
-
-
-
50  
1.0  
100  
-
µs  
µs  
ns  
fall  
ost  
Any Digital Output  
Start-up  
Oscillator Start-up Time  
XTAL = 4.096 MHz (Note 17)  
t
-
60  
-
ms  
Serial Port Timing  
Serial Clock Frequency  
Serial Clock  
SCLK  
-
-
2
MHz  
Pulse Width High  
Pulse Width Low  
t
t
200  
200  
-
-
-
-
ns  
ns  
1
2
SDI Timing  
CS Falling to SCLK Rising  
t
t
t
50  
50  
-
-
-
-
-
-
ns  
ns  
ns  
3
4
5
Data Set-up Time Prior to SCLK Rising  
Data Hold Time After SCLK Rising  
100  
SDO Timing  
CS Falling to SDI Driving  
t
t
t
-
-
-
20  
20  
20  
50  
50  
50  
ns  
ns  
ns  
6
7
8
SCLK Falling to New Data Bit (hold time)  
CS Rising to SDO Hi-Z  
Auto-Boot Timing  
Serial Clock  
Pulse Width Low  
Pulse Width High  
t
8
8
MCLK  
MCLK  
9
t
10  
MODE setup time to RESET Rising  
RESET rising to CS falling  
CS falling to SCLK rising  
t
50  
48  
ns  
MCLK  
MCLK  
MCLK  
ns  
11  
12  
13  
14  
15  
16  
t
t
t
t
t
100  
8
SCLK falling to CS rising  
16  
CS rising to driving MODE low (to end auto-boot sequence).  
SDO guaranteed setup time to SCLK rising  
50  
100  
ns  
Notes: 16. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.  
17. Oscillator start-up time varies with crystal parameters. This specification does not apply when using an  
external clock source.  
DS678PP1  
11  
 复制成功!