欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS49326 参数 Datasheet PDF下载

CS49326图片预览
型号: CS49326
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准音频解码器系列 [Multi-Standard Audio Decoder Family]
分类和应用: 解码器
文件页数/大小: 86 页 / 1343 K
品牌: CIRRUS [ CIRRUS LOGIC ]
 浏览型号CS49326的Datasheet PDF文件第77页浏览型号CS49326的Datasheet PDF文件第78页浏览型号CS49326的Datasheet PDF文件第79页浏览型号CS49326的Datasheet PDF文件第80页浏览型号CS49326的Datasheet PDF文件第82页浏览型号CS49326的Datasheet PDF文件第83页浏览型号CS49326的Datasheet PDF文件第84页浏览型号CS49326的Datasheet PDF文件第85页  
CS49300 Family DSP  
CLKSEL—DSP Clock Select: Pin 31  
This pin selects the clock mode of the CS493XX. When CLKSEL is low, CLKIN is connected  
to the internal PLL from which all internal clocks are derived. When CLKSEL is high CLKIN  
is connected to the DSP clock. INPUT  
DATA7, EMAD7, GPIO7—Pin 8  
DATA6, EMAD6, GPIO6—Pin 9  
DATA5, EMAD5, GPIO5—Pin 10  
DATA4, EMAD4, GPIO4—Pin 11  
DATA3, EMAD3, GPIO3—Pin 14  
DATA2, EMAD2, GPIO2—Pin 15  
DATA1, EMAD1, GPIO1—Pin 16  
DATA0, EMAD0, GPIO0—Pin 17  
In parallel host mode, these pins provide a bidirectional data bus. If a serial host mode is  
selected, these pins can provide a multiplexed address and data bus for connecting an 8-bit  
external memory. Otherwise, in serial host mode, these pins can act as general-purpose input or  
output pins that can be individually configured and controlled by the DSP.  
BIDIRECTIONAL - Default: INPUT  
A0, SCCLK—Host Parallel Address Bit Zero or Serial Control Port Clock: Pin 7  
In parallel host mode, this pin serves as one of two address input pins used to select one of four  
parallel registers. In serial host mode, this pin serves as the serial control clock signal,  
2
specifically as the SPI clock input or the I C clock input. INPUT  
A1, SCDIN—Host Address Bit One or SPI Serial Control Data Input: Pin 6  
In parallel host mode, this pin serves as one of two address input pins used to select one of four  
parallel registers. In SPI serial host mode, this pin serves as the data input. INPUT  
RD, R/W, EMOE, GPIO11—Host Parallel Output Enable or Host Parallel R/W or External  
Memory Output Enable or General Purpose Input & Output Number 11: Pin 5  
In Intel parallel host mode, this pin serves as the active-low data bus enable input. In Motorola  
parallel host mode, this pin serves as the read-high/write-low control input signal. In serial host  
mode, this pin can serve as the external memory active-low data-enable output signal. Also in  
serial host mode, this pin can serve as a general purpose input or output bit.  
BIDIRECTIONAL - Default: INPUT  
WR, DS, EMWR, GPIO10—Host Write Strobe or Host Data Strobe or External Memory Write  
Enable or General Purpose Input & Output Number 10: Pin 4  
In Intel parallel host mode, this pin serves as the active-low data-write-input strobe. In  
Motorola parallel host mode, this pin serves as the active-low data-strobe-input signal. In serial  
host mode, this pin can serve as the external-memory active-low write-enable output signal.  
Also in serial host mode, this pin can serve as a general purpose input or output bit.  
BIDIRECTIONAL - Default: INPUT  
DS339PP4  
81  
 复制成功!