欢迎访问ic37.com |
会员登录 免费注册
发布采购

AS28F128J3MRG-15/XT 参数 Datasheet PDF下载

AS28F128J3MRG-15/XT图片预览
型号: AS28F128J3MRG-15/XT
PDF下载: 下载PDF文件 查看货源
内容描述: 塑封微电路128MB, x8和x16 Q- FLASH内存,即使扇形,每个单元架构单位 [Plastic Encapsulated Microcircuit 128Mb, x8 and x16 Q-FLASH Memory Even Sectored, Single Bit per Cell Architecture]
分类和应用: 内存集成电路光电二极管
文件页数/大小: 8 页 / 112 K
品牌: AUSTIN [ AUSTIN SEMICONDUCTOR ]
 浏览型号AS28F128J3MRG-15/XT的Datasheet PDF文件第1页浏览型号AS28F128J3MRG-15/XT的Datasheet PDF文件第3页浏览型号AS28F128J3MRG-15/XT的Datasheet PDF文件第4页浏览型号AS28F128J3MRG-15/XT的Datasheet PDF文件第5页浏览型号AS28F128J3MRG-15/XT的Datasheet PDF文件第6页浏览型号AS28F128J3MRG-15/XT的Datasheet PDF文件第7页浏览型号AS28F128J3MRG-15/XT的Datasheet PDF文件第8页  
PEM  
AS28F128J3M  
Q-Flash  
Austin Semiconductor, Inc.  
Functional Block Diagram:  
Input  
Buffer  
I/O  
CNTL  
Logic  
128KB Memory Block (0)  
128KB Memory Block (1)  
128KB Memory Block (2)  
128KB Memory Block (3)  
ADDR  
Buffer/  
Latch  
X
Decode  
ADDR.  
Counter  
WRITE  
Buffer  
Bus  
Configuration  
Register [BCR]  
Power  
(Current)  
Control  
Block  
Erase  
Control  
CEx  
OE\  
Command  
Execution  
Logic  
WE\  
RP\  
128KB Memory Block (n)  
ISM  
DQ0-8 or  
DQ0-15  
[CEL]  
WP\  
Y
Dec.  
Y - Select  
Control  
CLK  
STS  
VPEN  
WAIT  
Sense Amplifiers  
WRITE/ERASE Bit  
Compare and  
Verify  
VPP  
Switch  
Pump  
Status  
Register  
Identification  
Register  
Query  
Output  
Buffer  
Additionally, the Scaleable Command Set [SCS] allows a single,  
simple software driver in all host systems to work with all SCS VPEN serves as an input with 2.7V, 3.3V or 5V levels for  
compliant FLASH memory devices. The SCS provides the fastest application programming. VPEN in this Q-Flash device can  
system/device data transfer rates and minimizes the device and provide data protection when connected to ground. This pin also  
system-level implementation costs.  
enables PROGRAM or ERASE LOCKOUT functions/controls  
during power transitions.  
To optimize the processor-memory interface, the device  
accommodates VPEN, which is switchable during BLOCK This device is an even-sectored device architecture offering  
ERASE, PROGRAM, or LOCK BIT configurations and in individual BLOCK LOCKING that can LOCK and UN-LOCK a  
addition can be hard-wired to VCC all dependent on the end block using the SECTOR LOCK BITS command sequence.  
application(s). VPEN is treated as an input pin to enable  
ERASING, PROGRAMMING, and BLOCK LOCKING. When Status [STS] is a logic signal output that gives an additional  
VPEN is lower than the VCC lockout voltage (VLKO), all indicator of the internal state machine [ISM] activity by providing  
program functions are disabled. BLOCK ERASE SUSPEND a hardware signal of both the status and status masking. This  
mode enables the user to stop BLOCK ERASE to READ data status indicator minimizes central processing unit overhead and  
from or PROGRAM data to any other blocks. Similarly, system power consumption. In the default mode, STS acts as an  
PROGRAM SUSPEND mode enables the user to SUSPEND RY/BY\ pin. When LOW, STS indicates that the ISM is  
PROGRAMMING to READ data or execute code from any un- performing a BLOCK ERASE, PROGRAM, or LOCK BIT  
suspended block(s).  
configuration. When HIGH, STS indicates that the ISM is ready  
for a new command.  
AS28F128J3MRG  
Austin Semiconductor, Inc. reserves the right to change products or modify product specifications with appropriate notification  
Revision 5.0 11/23/04  
For Additional Products and Information visit out Web site at www.austinsemiconductor.com  
2