欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48V-10AUR 参数 Datasheet PDF下载

ATMEGA48V-10AUR图片预览
型号: ATMEGA48V-10AUR
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 10MHz, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, 0.80 MM PITCH, GREEN, PLASTIC, MS-026ABA, TQFP-32]
分类和应用: 闪存微控制器
文件页数/大小: 376 页 / 4764 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第283页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第284页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第285页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第286页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第288页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第289页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第290页浏览型号ATMEGA48V-10AUR的Datasheet PDF文件第291页  
ATmega48/88/168  
Table 27-3. Lock Bit Protection Modes(1)(2). Only ATmega88/168.  
BLB0 Mode  
BLB02  
BLB01  
No restrictions for SPM or LPM accessing the Application  
section.  
1
2
1
1
1
0
SPM is not allowed to write to the Application section.  
SPM is not allowed to write to the Application section, and LPM  
executing from the Boot Loader section is not allowed to read  
from the Application section. If Interrupt Vectors are placed in  
the Boot Loader section, interrupts are disabled while executing  
from the Application section.  
3
4
0
0
0
1
LPM executing from the Boot Loader section is not allowed to  
read from the Application section. If Interrupt Vectors are placed  
in the Boot Loader section, interrupts are disabled while  
executing from the Application section.  
BLB1 Mode  
BLB12  
BLB11  
No restrictions for SPM or LPM accessing the Boot Loader  
section.  
1
2
1
1
1
0
SPM is not allowed to write to the Boot Loader section.  
SPM is not allowed to write to the Boot Loader section, and LPM  
executing from the Application section is not allowed to read  
from the Boot Loader section. If Interrupt Vectors are placed in  
the Application section, interrupts are disabled while executing  
from the Boot Loader section.  
3
4
0
0
0
1
LPM executing from the Application section is not allowed to  
read from the Boot Loader section. If Interrupt Vectors are  
placed in the Application section, interrupts are disabled while  
executing from the Boot Loader section.  
Notes: 1. Program the Fuse bits and Boot Lock bits before programming the LB1 and LB2.  
2. “1” means unprogrammed, “0” means programmed  
27.2 Fuse Bits  
The ATmega48/88/168 has three Fuse bytes. Table 27-4 - Table 27-7 describe briefly the func-  
tionality of all the fuses and how they are mapped into the Fuse bytes. Note that the fuses are  
read as logical zero, “0”, if they are programmed.  
Table 27-4. Extended Fuse Byte for mega48  
Extended Fuse Byte  
Bit No  
Description  
Default Value  
7
6
5
4
3
2
1
0
1
1
1
1
1
1
1
SELFPRGEN  
Self Programming Enable  
1 (unprogrammed)  
287  
2545M–AVR–09/07  
 复制成功!