欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-CCU 参数 Datasheet PDF下载

ATMEGA48PA-CCU图片预览
型号: ATMEGA48PA-CCU
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 20MHz, CMOS, PBGA32, 4 X 4 MM, 0.60 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, UFBGA-32]
分类和应用: 闪存微控制器
文件页数/大小: 349 页 / 2752 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第81页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第82页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第83页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第84页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第86页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第87页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第88页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第89页  
ATmega48/88/168  
8-bit Timer/Counter0 Timer/Counter0 is a general purpose 8-bit Timer/Counter module, with two independent  
Output Compare Units, and with PWM support. It allows accurate program execution  
timing (event management) and wave generation. The main features are:  
Two Independent Output Compare Units  
with PWM  
Double Buffered Output Compare Registers  
Clear Timer on Compare Match (Auto Reload)  
Glitch Free, Phase Correct Pulse Width Modulator (PWM)  
Variable PWM Period  
Frequency Generator  
Three Independent Interrupt Sources (TOV0, OCF0A, and OCF0B)  
Overview  
A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 28. For the  
actual placement of I/O pins, refer to “Pinout ATmega48/88/168” on page 2. CPU acces-  
sible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-  
specific I/O Register and bit locations are listed in the “8-bit Timer/Counter Register  
Description” on page 95.  
The PRTIM0 bit in “Power Reduction Register - PRR” on page 37 must be written to  
zero to enable Timer/Counter0 module.  
Figure 28. 8-bit Timer/Counter Block Diagram  
Count  
TOVn  
(Int.Req.)  
Clear  
Control Logic  
Direction  
clkTn  
TOSC1  
TOSC2  
T/C  
Oscillator  
Prescaler  
TOP  
BOTTOM  
clkI/O  
Timer/Counter  
TCNTn  
=
=
0
OCnA  
(Int.Req.)  
Waveform  
Generation  
OCnA  
OCnB  
=
OCRnA  
Fixed  
TOP  
Value  
OCnB  
(Int.Req.)  
Waveform  
Generation  
=
OCRnB  
TCCRnA  
TCCRnB  
Definitions  
Many register and bit references in this section are written in general form. A lower case  
“n” replaces the Timer/Counter number, in this case 0. A lower case “x” replaces the  
Output Compare Unit, in this case Compare Unit A or Compare Unit B. However, when  
using the register or bit defines in a program, the precise form must be used, i.e.,  
TCNT0 for accessing Timer/Counter0 counter value and so on.  
The definitions in Table 44 are also used extensively throughout the document.  
85  
2545D–AVR–07/04  
 复制成功!