欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-CCU 参数 Datasheet PDF下载

ATMEGA48PA-CCU图片预览
型号: ATMEGA48PA-CCU
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 20MHz, CMOS, PBGA32, 4 X 4 MM, 0.60 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, UFBGA-32]
分类和应用: 闪存微控制器
文件页数/大小: 349 页 / 2752 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第83页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第84页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第85页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第86页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第88页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第89页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第90页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第91页  
ATmega48/88/168  
clear  
clkTn  
top  
Clear TCNT0 (set all bits to zero).  
Timer/Counter clock, referred to as clkT0 in the following.  
Signalize that TCNT0 has reached maximum value.  
Signalize that TCNT0 has reached minimum value (zero).  
bottom  
Depending of the mode of operation used, the counter is cleared, incremented, or dec-  
remented at each timer clock (clkT0). clkT0 can be generated from an external or internal  
clock source, selected by the Clock Select bits (CS02:0). When no clock source is  
selected (CS02:0 = 0) the timer is stopped. However, the TCNT0 value can be accessed  
by the CPU, regardless of whether clkT0 is present or not. A CPU write overrides (has  
priority over) all counter clear or count operations.  
The counting sequence is determined by the setting of the WGM01 and WGM00 bits  
located in the Timer/Counter Control Register (TCCR0A) and the WGM02 bit located in  
the Timer/Counter Control Register B (TCCR0B). There are close connections between  
how the counter behaves (counts) and how waveforms are generated on the Output  
Compare outputs OC0A and OC0B. For more details about advanced counting  
sequences and waveform generation, see “Modes of Operation” on page 90.  
The Timer/Counter Overflow Flag (TOV0) is set according to the mode of operation  
selected by the WGM02:0 bits. TOV0 can be used for generating a CPU interrupt.  
Output Compare Unit  
The 8-bit comparator continuously compares TCNT0 with the Output Compare Regis-  
ters (OCR0A and OCR0B). Whenever TCNT0 equals OCR0A or OCR0B, the  
comparator signals a match. A match will set the Output Compare Flag (OCF0A or  
OCF0B) at the next timer clock cycle. If the corresponding interrupt is enabled, the Out-  
put Compare Flag generates an Output Compare interrupt. The Output Compare Flag is  
automatically cleared when the interrupt is executed. Alternatively, the flag can be  
cleared by software by writing a logical one to its I/O bit location. The Waveform Gener-  
ator uses the match signal to generate an output according to operating mode set by the  
WGM02:0 bits and Compare Output mode (COM0x1:0) bits. The max and bottom sig-  
nals are used by the Waveform Generator for handling the special cases of the extreme  
values in some modes of operation (“Modes of Operation” on page 90).  
Figure 30 shows a block diagram of the Output Compare unit.  
87  
2545D–AVR–07/04  
 复制成功!