欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA48PA-CCU 参数 Datasheet PDF下载

ATMEGA48PA-CCU图片预览
型号: ATMEGA48PA-CCU
PDF下载: 下载PDF文件 查看货源
内容描述: [RISC Microcontroller, 8-Bit, FLASH, AVR RISC CPU, 20MHz, CMOS, PBGA32, 4 X 4 MM, 0.60 MM HEIGHT, 0.50 MM PITCH, GREEN, PLASTIC, UFBGA-32]
分类和应用: 闪存微控制器
文件页数/大小: 349 页 / 2752 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第58页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第59页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第60页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第61页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第63页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第64页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第65页浏览型号ATMEGA48PA-CCU的Datasheet PDF文件第66页  
I/O-Ports  
Introduction  
All AVR ports have true Read-Modify-Write functionality when used as general digital  
I/O ports. This means that the direction of one port pin can be changed without uninten-  
tionally changing the direction of any other pin with the SBI and CBI instructions. The  
same applies when changing drive value (if configured as output) or enabling/disabling  
of pull-up resistors (if configured as input). Each output buffer has symmetrical drive  
characteristics with both high sink and source capability. The pin driver is strong enough  
to drive LED displays directly. All port pins have individually selectable pull-up resistors  
with a supply-voltage invariant resistance. All I/O pins have protection diodes to both  
V
CC and Ground as indicated in Figure 23. Refer to “Electrical Characteristics” on page  
290 for a complete list of parameters.  
Figure 23. I/O Pin Equivalent Schematic  
Rpu  
Pxn  
Logic  
Cpin  
See Figure  
"General Digital I/O" for  
Details  
All registers and bit references in this section are written in general form. A lower case  
“x” represents the numbering letter for the port, and a lower case “n” represents the bit  
number. However, when using the register or bit defines in a program, the precise form  
must be used. For example, PORTB3 for bit no. 3 in Port B, here documented generally  
as PORTxn. The physical I/O Registers and bit locations are listed in “Register Descrip-  
tion for I/O Ports” on page 79.  
Three I/O memory address locations are allocated for each port, one each for the Data  
Register – PORTx, Data Direction Register – DDRx, and the Port Input Pins – PINx. The  
Port Input Pins I/O location is read only, while the Data Register and the Data Direction  
Register are read/write. However, writing a logic one to a bit in the PINx Register, will  
result in a toggle in the corresponding bit in the Data Register. In addition, the Pull-up  
Disable – PUD bit in MCUCR disables the pull-up function for all pins in all ports when  
set.  
Using the I/O port as General Digital I/O is described in “Ports as General Digital I/O” on  
page 63. Most port pins are multiplexed with alternate functions for the peripheral fea-  
tures on the device. How each alternate function interferes with the port pin is described  
in “Alternate Port Functions” on page 67. Refer to the individual module sections for a  
full description of the alternate functions.  
62  
ATmega48/88/168  
2545D–AVR–07/04  
 复制成功!