欢迎访问ic37.com |
会员登录 免费注册
发布采购

ATMEGA2560 参数 Datasheet PDF下载

ATMEGA2560图片预览
型号: ATMEGA2560
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器与256K字节的系统内可编程闪存 [8- BIT Microcontroller with 256K Bytes In-System Programmable Flash]
分类和应用: 闪存微控制器
文件页数/大小: 407 页 / 2985 K
品牌: ATMEL [ ATMEL ]
 浏览型号ATMEGA2560的Datasheet PDF文件第331页浏览型号ATMEGA2560的Datasheet PDF文件第332页浏览型号ATMEGA2560的Datasheet PDF文件第333页浏览型号ATMEGA2560的Datasheet PDF文件第334页浏览型号ATMEGA2560的Datasheet PDF文件第336页浏览型号ATMEGA2560的Datasheet PDF文件第337页浏览型号ATMEGA2560的Datasheet PDF文件第338页浏览型号ATMEGA2560的Datasheet PDF文件第339页  
ATmega640/1280/1281/2560/2561  
Memory  
Programming  
Program And Data  
Memory Lock Bits  
The ATmega640/1280/1281/2560/2561 provides six Lock bits which can be left unpro-  
grammed (“1”) or can be programmed (“0”) to obtain the additional features listed in  
Table 149. The Lock bits can only be erased to “1” with the Chip Erase command.  
Table 148. Lock Bit Byte(1)  
Lock Bit Byte  
Bit No  
Description  
Default Value  
7
6
5
4
3
2
1
0
1 (unprogrammed)  
1 (unprogrammed)  
1 (unprogrammed)  
1 (unprogrammed)  
1 (unprogrammed)  
1 (unprogrammed)  
1 (unprogrammed)  
1 (unprogrammed)  
BLB12  
Boot Lock bit  
Boot Lock bit  
Boot Lock bit  
Boot Lock bit  
Lock bit  
BLB11  
BLB02  
BLB01  
LB2  
LB1  
Lock bit  
Note:  
Table 149. Lock Bit Protection Modes(1)(2)  
Memory Lock Bits Protection Type  
1. “1” means unprogrammed, “0” means programmed  
LB Mode  
LB2  
LB1  
1
1
1
No memory lock features enabled.  
Further programming of the Flash and EEPROM is  
disabled in Parallel and Serial Programming mode. The  
Fuse bits are locked in both Serial and Parallel  
Programming mode.(1)  
2
1
0
0
0
Further programming and verification of the Flash and  
EEPROM is disabled in Parallel and Serial Programming  
mode. The Boot Lock bits and Fuse bits are locked in both  
Serial and Parallel Programming mode.(1)  
3
BLB0 Mode BLB02 BLB01  
No restrictions for SPM or (E)LPM accessing the  
Application section.  
1
2
1
1
1
0
SPM is not allowed to write to the Application section.  
SPM is not allowed to write to the Application section, and  
(E)LPM executing from the Boot Loader section is not  
allowed to read from the Application section. If Interrupt  
Vectors are placed in the Boot Loader section, interrupts  
are disabled while executing from the Application section.  
3
4
0
0
0
1
(E)LPM executing from the Boot Loader section is not  
allowed to read from the Application section. If Interrupt  
Vectors are placed in the Boot Loader section, interrupts  
are disabled while executing from the Application section.  
335  
2549A–AVR–03/05  
 复制成功!