ATmega169P
7. System Clock and Clock Options
7.1
Clock Systems and their Distribution
Figure 7-1 on page 29 presents the principal clock systems in the AVR and their distribution. All
of the clocks need not be active at a given time. In order to reduce power consumption, the
clocks to modules not being used can be halted by using different sleep modes, as described in
”Power Management and Sleep Modes” on page 39. The clock systems are detailed below.
Figure 7-1. Clock Distribution
Asynchronous
Timer/Counter
General I/O
Modules
Flash and
EEPROM
CPU Core
RAM
LCD Controller
clkI/O
clkCPU
AVR Clock
Control Unit
clkASY
clkFLASH
Reset Logic
Watchdog Timer
Source clock
Watchdog clock
System Clock
Prescaler
Oscillator
Watchdog
Clock
Multiplexer
Timer/Counter
Oscillator
Crystal
Oscillator
Low-frequency
Crystal Oscillator
Calibrated RC
Oscillator
External Clock
7.1.1
7.1.2
CPU Clock – clkCPU
The CPU clock is routed to parts of the system concerned with operation of the AVR core.
Examples of such modules are the General Purpose Register File, the Status Register and the
data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing
general operations and calculations.
I/O Clock – clkI/O
The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and USART.
The I/O clock is also used by the External Interrupt module, but note that some external inter-
rupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O
clock is halted. Also note that start condition detection in the USI module is carried out asynchro-
nously when clkI/O is halted, enabling USI start condition detection in all sleep modes.
7.1.3
Flash Clock – clkFLASH
The Flash clock controls operation of the Flash interface. The Flash clock is usually active simul-
taneously with the CPU clock.
29
8018A–AVR–03/06
ATMEL [ ATMEL ]
