欢迎访问ic37.com |
会员登录 免费注册
发布采购

85C51SND3B1 参数 Datasheet PDF下载

85C51SND3B1图片预览
型号: 85C51SND3B1
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片数字音频解码器 - 编码器与USB 2.0接口 [Single-Chip Digital Audio Decoder - Encoder with USB 2.0 Interface]
分类和应用: 解码器编码器
文件页数/大小: 263 页 / 3620 K
品牌: ATMEL [ ATMEL ]
 浏览型号85C51SND3B1的Datasheet PDF文件第101页浏览型号85C51SND3B1的Datasheet PDF文件第102页浏览型号85C51SND3B1的Datasheet PDF文件第103页浏览型号85C51SND3B1的Datasheet PDF文件第104页浏览型号85C51SND3B1的Datasheet PDF文件第106页浏览型号85C51SND3B1的Datasheet PDF文件第107页浏览型号85C51SND3B1的Datasheet PDF文件第108页浏览型号85C51SND3B1的Datasheet PDF文件第109页  
AT85C51SND3Bx  
Figure 61. Detach a device in Full-speed:  
UVREF  
UVREF  
D +  
D -  
D +  
D -  
Detach, then  
Attach  
EN=1  
EN=1  
Remote Wake-Up  
The “Remote Wake-up” (or “upstream resume”) request is the only operation allowed to  
be sent by the device on its own initiative. Anyway, to do that, the device should first  
have received a DEVICE_REMOTE_WAKEUP request from the host.  
First, the USB controller must have detected the “suspend” state of the line: the  
remote wake-up can only be sent after a SUSPI interrupt has been triggered.  
The firmware has then the ability to set RMWKUP to send the “upstream resume”  
stream. This will automatically be done by the controller after 5ms of inactivity on the  
USB line.  
When the controller starts to send the “upstream resume”, the UPRSMI interrupt is  
triggered (if enabled). If SUSPI was set, SUSPI is cleared by hardware.  
RMWKUP is cleared by hardware at the end of the “upstream resume”.  
If the controller detects a good “End Of Resume” signal from the host, an EORSMI  
interrupt is triggered (if enabled).  
STALL Request  
For each endpoint, the STALL management is performed using 2 bits:  
STALLRQ (enable stall request)  
STALLRQC (disable stall request)  
STALLI (stall sent interrupt)  
To send a STALL handshake at the next request, the STALLRQ request bit has to be  
set. All following requests will be handshak’ed with a STALL until the STALLRQC bit is  
set.  
Setting STALLRQC automatically clears the STALLRQ bit. The STALLRQC bit is also  
immediately cleared by hardware after being set by software. Thus, the firmware will  
never read this bit as set.  
Each time the STALL handshake is sent, the STALLI flag is set by the USB controller  
and the EPINTx interrupt will be triggered (if enabled).  
The incoming packets will be discarded (RXOUTI and RWAL will not be set).  
The host will then send a command to reset the STALL: the firmware just has to set the  
STALLRQC bit and to reset the endpoint.  
Special Consideration for  
Control Endpoints  
A SETUP request is always ACK’ed.  
If a STALL request is set for a Control Endpoint and if a SETUP request occurs, the  
SETUP request has to be ACK’ed and the STALLRQ request and STALLI sent flags are  
automatically reset (RXSETUPI set, TXINI cleared, STALLI cleared, TXINI cleared...).  
This management simplifies the enumeration process management. If a command is  
not supported or contains an error, the firmware set the STALL request flag and can  
return to the main task, waiting for the next SETUP request.  
105  
7632A–MP3–03/06  
 复制成功!