欢迎访问ic37.com |
会员登录 免费注册
发布采购

A25L080Q4-UFG 参数 Datasheet PDF下载

A25L080Q4-UFG图片预览
型号: A25L080Q4-UFG
PDF下载: 下载PDF文件 查看货源
内容描述: 16Mbit的低电压,串行闪存的100MHz统一4KB扇区 [16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors]
分类和应用: 闪存
文件页数/大小: 43 页 / 681 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号A25L080Q4-UFG的Datasheet PDF文件第14页浏览型号A25L080Q4-UFG的Datasheet PDF文件第15页浏览型号A25L080Q4-UFG的Datasheet PDF文件第16页浏览型号A25L080Q4-UFG的Datasheet PDF文件第17页浏览型号A25L080Q4-UFG的Datasheet PDF文件第19页浏览型号A25L080Q4-UFG的Datasheet PDF文件第20页浏览型号A25L080Q4-UFG的Datasheet PDF文件第21页浏览型号A25L080Q4-UFG的Datasheet PDF文件第22页  
A25L016 Series  
Fast Read Dual Output (3Bh)  
The Fast Read Dual Output (3Bh) instruction is similar to the  
Fast Read (0Bh) instruction except the data is output on two  
pins, DO and DIO, instead of just DO. This allows data to be  
transferred from the A25L016 at twice the rate of standard  
SPI devices.  
Similar to the Fast Read instruction, the Fast Read Dual  
Output instruction can operate at the highest possible  
frequency of fC (See AC Characteristics). This is  
accomplished by adding eight “dummy” clocks after the  
24-bit address as shown in figure 10. The dummy clocks  
allow the device’s internal circuits additional time for setting  
up the initial address. The input data during the dummy  
clocks is “don’t care”. However, the DIO pin should be  
high-impedance prior to the falling edge of the first data out  
clock.  
Figure 10. FAST_READ_DUAL_OUTPUT Instruction Sequence and Data-Out Sequence  
S
0
1
2
3
4
5
6
7
8
9 10  
28 29 30 31  
C
DIO  
DO  
Instruction  
24-Bit Address  
21  
23  
2
1
0
22  
3
MSB  
High Impedance  
S
C
33 34 35 36 37 38 39 40  
Dummy Byte  
32  
7
41 42 43 44 45 46 47  
DIO switches from input to output  
6
5
4
3
2
0
6
4
2
0
6
4
2
0
6
4
2
3
0
1
6
7
4
5
2
3
0
1
1
DIO  
DO  
3
1
3
5
7
5
1
5
7
7
7
MSB  
MSB  
MSB  
Data Out 1  
Data Out 2  
Data Out 3  
Data Out 4  
Note:. Address bits A23 to A21 are Don’t Care, for A25L016.  
(March, 2012, Version 2.0)  
17  
AMIC Technology Corp.  
 复制成功!