欢迎访问ic37.com |
会员登录 免费注册
发布采购

A25L080Q4-UFG 参数 Datasheet PDF下载

A25L080Q4-UFG图片预览
型号: A25L080Q4-UFG
PDF下载: 下载PDF文件 查看货源
内容描述: 16Mbit的低电压,串行闪存的100MHz统一4KB扇区 [16Mbit Low Voltage, Serial Flash Memory With 100MHz Uniform 4KB Sectors]
分类和应用: 闪存
文件页数/大小: 43 页 / 681 K
品牌: AMICC [ AMIC TECHNOLOGY ]
 浏览型号A25L080Q4-UFG的Datasheet PDF文件第13页浏览型号A25L080Q4-UFG的Datasheet PDF文件第14页浏览型号A25L080Q4-UFG的Datasheet PDF文件第15页浏览型号A25L080Q4-UFG的Datasheet PDF文件第16页浏览型号A25L080Q4-UFG的Datasheet PDF文件第18页浏览型号A25L080Q4-UFG的Datasheet PDF文件第19页浏览型号A25L080Q4-UFG的Datasheet PDF文件第20页浏览型号A25L080Q4-UFG的Datasheet PDF文件第21页  
A25L016 Series  
Read Data Bytes at Higher Speed (FAST_READ)  
Speed (FAST_READ) instruction. When the highest address  
is reached, the address counter rolls over to 000000h,  
allowing the read sequence to be continued indefinitely.  
The Read Data Bytes at Higher Speed (FAST_READ)  
S
The device is first selected by driving Chip Select ( ) Low.  
The instruction code for the Read Data Bytes at Higher  
Speed (FAST_READ) instruction is followed by a 3-byte  
address (A23-A0) and a dummy byte, each bit being  
latched-in during the rising edge of Serial Clock (C). Then the  
memory contents, at that address, is shifted out on Serial  
Data Output (DO), each bit being shifted out, at a maximum  
frequency fC, during the falling edge of Serial Clock (C).  
The instruction sequence is shown in Figure 9. The first byte  
addressed can be at any location. The address is  
automatically incremented to the next higher address after  
each byte of data is shifted out. The whole memory can,  
therefore, be read with a single Read Data Bytes at Higher  
S
instruction is terminated by driving Chip Select ( ) High.  
S
Chip Select ( ) can be driven High at any time during data  
output. Any Read Data Bytes at Higher Speed (FAST_READ)  
instruction, while an Erase, Program or Write cycle is in  
progress, is rejected without having any effects on the cycle  
that is in progress.  
Figure 9. Read Data Bytes at Higher Speed (FAST_READ) Instruction Sequence and Data-Out Sequence  
S
6
0
1
2
3
4
5
7
8
9 10  
28 29 30 31  
C
DIO  
DO  
Instruction  
24-Bit Address  
21  
23  
2
1
0
22  
3
MSB  
High Impedance  
S
C
33 34 35 36 37 38 39 40  
Dummy Byte  
32  
7
41 42 43 44 45 46 47  
6
5
4
3
2
0
1
DIO  
DO  
Data Out 2  
Data Out 1  
0
5
4
1
5
4
1
6
3
2
0
6
3
2
7
7
7
MSB  
MSB  
MSB  
Note:. Address bits A23 to A21 are Don’t Care, for A25L016.  
(March, 2012, Version 2.0)  
16  
AMIC Technology Corp.  
 复制成功!