欢迎访问ic37.com |
会员登录 免费注册
发布采购

ELANSC400-66AC 参数 Datasheet PDF下载

ELANSC400-66AC图片预览
型号: ELANSC400-66AC
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片,低功耗, PC / AT兼容的微控制器 [Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers]
分类和应用: 微控制器PC
文件页数/大小: 132 页 / 2249 K
品牌: AMD [ AMD ]
 浏览型号ELANSC400-66AC的Datasheet PDF文件第71页浏览型号ELANSC400-66AC的Datasheet PDF文件第72页浏览型号ELANSC400-66AC的Datasheet PDF文件第73页浏览型号ELANSC400-66AC的Datasheet PDF文件第74页浏览型号ELANSC400-66AC的Datasheet PDF文件第76页浏览型号ELANSC400-66AC的Datasheet PDF文件第77页浏览型号ELANSC400-66AC的Datasheet PDF文件第78页浏览型号ELANSC400-66AC的Datasheet PDF文件第79页  
CFG3 Pin  
This configuration pin is used for selecting between the  
GPIO_CS4–GPIO_CS2 I/O pins and the SD bus buffer  
control signals: DBUFOE, DBUFRDL, and DBUFRDH.  
When the buffer control signal configuration is selected  
using the CFG3 pin, the DBUFOE, DBUFRDL, and  
DBUFRDH signals are driven from boot time on for all  
accesses to the peripheral data bus. These signals are  
used for the external system bus transceiver control.  
See Table 24 for the CFG3 configuration definitions.  
Table 24. CFG3 Configuration  
CFG3  
Configuration  
0
Enables the GPIO_CS4–GPIO_CS2 signals  
on the I/O pins  
1
Enables the SD bus buffer control signals  
DBUFOE, DBUFRDL, and DBUFRDH  
on the I/O pins  
BNDSCN_EN Pin  
The BNDSCN_EN configuration pin (see Table 25) is  
used to enable the boundary scan function I/O pins.  
The following pins are configured for their boundary  
scan function when BNDSCN_EN is asserted:  
BNDSCN_TCK  
BNDSCN_TMS  
BNDSCN_TDI  
BNDSCN_TDO  
Table 25. BNDSCN_EN Configuration  
BNDSCN_EN Configuration  
0
1
Enables the PC Card function  
Enables the boundary scan functions:  
BNDSCN_TCK, BNDSCN_TMS,  
BNDSCN_TDI, and BNDSCN_TDO  
Élan™SC400 and ÉlanSC410 Microcontrollers Data Sheet  
75