Revision 1.02 – June 27, 2006
S5935 – PCI Product
Data Book
Memory Device Requirements for Write Accesses
Timing
Write cycle time
Spec.
8T
T = 30 ns
Note 1
30 ns
Address valid to write active
Data valid to write inactive
Data hold from write inactive
Write pulse width
T(max)
6T+10(max)
T(max)
6T(max)
Note 2
190 ns
30 ns
180 ns
2 ns
Write inactive
Figure 69. nv Memory Write Operation
t
42
t
43
EWR#
t
44
(OUTPUT)
t
39
t
38
EA[15:0]
Address Valid
Data Valid
(OUTPUT)
t
t
46
45
EQ[7:0]
(OUTPUT)
AMCC Confidential and Proprietary
DS1527
125