欢迎访问ic37.com |
会员登录 免费注册
发布采购

S3018A/H2 参数 Datasheet PDF下载

S3018A/H2图片预览
型号: S3018A/H2
PDF下载: 下载PDF文件 查看货源
内容描述: [Receiver, 1-Func, PQFP52, PLASTIC, QFP-52]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 22 页 / 147 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号S3018A/H2的Datasheet PDF文件第2页浏览型号S3018A/H2的Datasheet PDF文件第3页浏览型号S3018A/H2的Datasheet PDF文件第4页浏览型号S3018A/H2的Datasheet PDF文件第5页浏览型号S3018A/H2的Datasheet PDF文件第6页浏览型号S3018A/H2的Datasheet PDF文件第7页浏览型号S3018A/H2的Datasheet PDF文件第8页浏览型号S3018A/H2的Datasheet PDF文件第9页  
®
DEVICE SPECIFICATION
SONET/SDH/ATM OC-12 TRANSMITTER AND RECEIVER
BiCMOS PECL CLOCK GENERATOR
SONET/SDH/ATM OC-12 TRANSMITTER AND RECEIVER
TRANSMITTER AND RECEIVER
GENERAL DESCRIPTION
S3017/S3018
S3017/S3018
S3017/S3018
FEATURES
• Complies with ANSI, Bellcore, and ITU-T
specifications
• On-chip high-frequency PLL for clock
generation and clock recovery
• Supports 622.08 Mbit/s (OC-12/STM-4)
• Reference frequency of 77.76 MHz
• Interface to both PECL and TTL logic
• 8-bit TTL datapath
• Compact 52 PQFP TEP package
• Diagnostic loopback mode
• Lock detect
• Low jitter PECL interface
• < 2.0 Watt per set typically
The S3017/S3018 SONET/SDH/ATM transmitter and
receiver chips are fully integrated serialization/
deserialization SONET OC-12 (622.08 Mbit/s) interface
devices. With architecture developed by PMC-Sierra,
Inc., the chipset performs all necessary serial-to-paral-
lel and parallel-to-serial functions in conformance with
SONET/SDH transmission standards. The devices are
suitable for SONET-based ATM applications. Figure 1
shows a typical network application.
On-chip clock synthesis is performed by the high-
frequency phase-locked loop on the S3017 transmitter
chip allowing the use of a slower external transmit clock
reference. Clock recovery is performed on the S3018
receiver chip by synchronizing its on-chip VCO directly
to the incoming data stream. The S3018 also performs
SONET/SDH frame detection. The chipset can be used
with a 19.44 or 77.76 MHz reference clock, in support of
existing system clocking schemes.
The low jitter PECL interface guarantees compliance
with the bit-error rate requirements of the Bellcore,
ANSI, and ITU-T standards. The S3017 and S3018 are
packaged in a compact 52 PQFP, offering designers a
small package outline.
APPLICATIONS
SONET/SDH-based transmission systems
SONET/SDH modules
SONET/SDH test equipment
ATM over SONET/SDH
Section repeaters
Add drop multiplexors
Broad-band cross-connects
Fiber optic terminators
Fiber optic test equipment
Figure 1. System Block Diagram
Network
Interface
Processor
8
S3017
SONET/
SDH/ATM
Transmitter
OTX
ORX
S3018
SONET/
SDH/ATM
Receiver
8
Network
Interface
Processor
December 10, 1999 / Revision B
1