QT2022/32 - Data Sheet: DS3051
Figure 9: VCXO PLL Interface Block Diagram
sonet
0
ltimeok
EREFCLKP/N
QT2032 Only
0
1
SREFCLKP/N
1
R2 C1
VCXOB
1
rx_fiber_clock
R1
VCXOIP
TX
R3
C2
1
0
R1
PLL
0
VCXOIN
R2
C1
ltimeok
VCC
ltimeok logic
LTIMEOK
(optional for VCXOONLY mode)
vcxodvby4
frcvcxopfd
frczero
1
0
1
0
4
4
loc
VCXOCTLP
VCXO
PFD
reference
VCXOCTLN
+400mV/0/-400mV
refdvby4
refdvby4 = !VCXOSEL622 AND REFSEL622 AND !ltimeok
vcxodvby4 = VCXOSEL622 AND !REFSEL622 AND !ltimeok
REFSEL622
VCXOSEL622
VCXOONLY
VCXOB
(logic)
sonet = mdio_wis_en AND !LANMODE
frcvcxopfd = VCXOONLY AND !ltimeok
LANMODE
mdio_wis_en (MDIO 2.7.0)
Revision 5.11
AppliedMicro - Confidential & Proprietary
33