欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC440GP-3RC400C 参数 Datasheet PDF下载

PPC440GP-3RC400C图片预览
型号: PPC440GP-3RC400C
PDF下载: 下载PDF文件 查看货源
内容描述: 的Power PC 440GP嵌入式处理器 [Power PC 440GP Embedded Processor]
分类和应用: 微控制器和处理器外围集成电路微处理器PC时钟
文件页数/大小: 83 页 / 1393 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC440GP-3RC400C的Datasheet PDF文件第75页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第76页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第77页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第78页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第79页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第81页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第82页浏览型号PPC440GP-3RC400C的Datasheet PDF文件第83页  
Revision 1.07 – October 4, 2007  
440GP – Power PC 440GP Embedded Processor  
Data Sheet  
Initialization  
The PPC440GP provides the option for setting initial parameters based on default values or by reading them from  
a slave PROM attached to the IIC0 bus (see “Serial EEPROM” below). Some of the default values can be altered  
by strapping on external pins (see “Strapping” below).  
Strapping  
While the SysReset input pin is low (system reset), the state of certain I/O pins is read to enable certain default  
initial conditions prior to PPC440GP start-up. The actual capture instant is the nearest reference clock edge before  
the deassertion of reset. These pins must be strapped using external pull-up (logical 1) or pull-down (logical 0)  
resistors to select the desired default conditions. They are used for strap functions only during reset. Following  
reset they are used for normal functions.  
The following table lists the strapping pins along with their functions and strapping options:  
Strapping Pin Assignments  
Function  
Option  
Ball Strapping  
V24  
(UART0_DCD)  
Disabled  
Enabled  
0
1
Bootstrap controller  
V02  
(UART0_DSR)  
0x54  
0x50  
0
1
IIC0 slave address that will respond with boot data  
Serial EEPROM  
During reset, initial conditions other than those obtained from the strapping pins can be read from a ROM device  
connected to the IIC0 port. At the de-assertion of reset, if the bootstrap controller is enabled, the PPC440GP  
sequentially reads 16 bytes from the ROM device on the IIC0 port and sets the SYS0and SYS1 registers  
accordingly. Otherwise, the default values set in the STRP0 and STRP1 registers are used for initialization.  
The initialization settings and their default values are covered in detail in the PowerPC 440GP Embedded  
Processor User’s Manual.  
80  
AMCC  
 复制成功!