Revision 1.02 – January 11, 2005
PPC405CR – PowerPC 405CR Embedded Processor
Universal Interrupt Controller (UIC)
Data Sheet
The Universal Interrupt Controller (UIC) provides the control, status, and communications necessary between the
various sources of interrupts and the local PowerPC processor.
Features include:
•
•
•
•
•
•
Supports 7 external and 10 internal interrupts
Edge triggered or level-sensitive
Positive or negative active
Non-critical or critical interrupt to PPC405 processor core
Programmable critical interrupt priority ordering
Programmable critical interrupt vector for faster vector processing
JTAG
•
•
•
IEEE 1149.1 test access port
IBM RISCWatch debugger support
JTAG Boundary Scan Description Language (BSDL)
AMCC
9