欢迎访问ic37.com |
会员登录 免费注册
发布采购

PPC405CR-3BC200CZ 参数 Datasheet PDF下载

PPC405CR-3BC200CZ图片预览
型号: PPC405CR-3BC200CZ
PDF下载: 下载PDF文件 查看货源
内容描述: 405CR的PowerPC嵌入式处理器 [PowerPC 405CR Embedded Processor]
分类和应用: PC
文件页数/大小: 42 页 / 820 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第22页浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第23页浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第24页浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第25页浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第27页浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第28页浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第29页浏览型号PPC405CR-3BC200CZ的Datasheet PDF文件第30页  
Revision 1.02 – January 11, 2005  
PPC405CR – PowerPC 405CR Embedded Processor  
Data Sheet  
Table 6. Signal Functional Description (Sheet 4 of 5)  
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.  
Notes:  
1. Receiver input has hysteresis.  
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 21 for recommended termination values.  
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 21 for recommended termination values.  
4. If not used, must pull up.  
5. If not used, must pull down.  
6. Strapping input during reset; pull-up or pull-down required.  
7. Pull-up may be required. See “External Bus Control Signals” on page 22.  
Signal Name  
Description  
UART1 Transmit (serial data out).  
I/O  
Type  
Notes  
5V tolerant  
3.3V LVTTL  
UART1_Tx  
O
6
UART1 Data Set Ready  
or  
UART1_DSR/  
[UART1_CTS]  
5V tolerant  
3.3V LVTTL  
I
1
6
UART1 Clear To Send. To access this function, software must toggle  
a DCR register bit.  
UART1 Request To Send  
or  
UART1_RTS/  
[UART1_DTR]  
5V tolerant  
3.3V LVTTL  
O
UART1 Data Terminal Ready. To access this function, software must  
toggle a DCR register bit.  
5V tolerant  
3.3V LVTTL  
IICSCL  
IIC serial clock.  
IIC serial data.  
I/O  
I/O  
1, 2  
1, 2  
5V tolerant  
3.3V LVTTL  
IICSDA  
Interrupts Interface  
Interrupt requests  
or  
5V tolerant  
3.3V LVTTL  
IRQ0:6[GPIO17:23]  
I[I/O]  
1
General Purpose I/O. To access this function, software must toggle a  
DCR register bit.  
JTAG Interface  
5V tolerant  
3.3V LVTTL  
TDI  
Test data in.  
I
I
1, 4  
1, 4  
5V tolerant  
3.3V LVTTL  
TMS  
TDO  
TCK  
JTAG test mode select.  
Test data out.  
5V tolerant  
3.3V LVTTL  
O
I
JTAG test clock. The frequency of this input can range from DC to  
25MHz.  
5V tolerant  
3.3V LVTTL  
1, 4  
5
JTAG reset. TRST must be low at power-on to initialize the JTAG  
controller and for normal operation of the PPC405CR.  
5V tolerant  
3.3V LVTTL  
TRST  
System Interface  
SysClk  
I
5V tolerant  
3.3V LVTTL  
Main system clock input.  
I
Main system reset. External logic can drive this bidirectional pin low  
(minimum of 16 cycles) to initiate a system reset. A system reset can  
also be initiated by software. Implemented as an open-drain output  
(two states, 0 or open circuit).  
5V tolerant  
3.3V LVTTL  
SysReset  
I/O  
1, 2  
1, 2  
5V tolerant  
SysErr  
Halt  
Set to 1 when a Machine Check is generated.  
Halt from external debugger.  
O
I
3.3V LVTTL  
5V tolerant  
3.3V LVTTL  
26  
AMCC  
 复制成功!