欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS5320 参数 Datasheet PDF下载

CS5320图片预览
型号: CS5320
PDF下载: 下载PDF文件 查看货源
内容描述: PCI匹配制造商, 3.3V [PCI Match Maker, 3.3V]
分类和应用: PC
文件页数/大小: 160 页 / 1544 K
品牌: AMCC [ APPLIED MICRO CIRCUITS CORPORATION ]
 浏览型号CS5320的Datasheet PDF文件第40页浏览型号CS5320的Datasheet PDF文件第41页浏览型号CS5320的Datasheet PDF文件第42页浏览型号CS5320的Datasheet PDF文件第43页浏览型号CS5320的Datasheet PDF文件第45页浏览型号CS5320的Datasheet PDF文件第46页浏览型号CS5320的Datasheet PDF文件第47页浏览型号CS5320的Datasheet PDF文件第48页  
Revision 5.03 – June 14, 2006  
S5320 – PCI Match Maker: PCI Configuration Registers  
Data Sheet  
Built-In Self-Test Register (BIST)  
The Built-In Self-Test (BIST) Register permits the  
implementation of custom, user-specific diagnostics.  
This register has four fields shown in Figure 15. Bit 7  
defines S5320's support of a built-in self test. When bit  
7 is set, writing a 1 to bit 6 produce an interrupt signal  
on the Add-On bus. Bit 6 remains set until cleared by a  
write operation to this register from the Add-On bus  
interface. When bit 6 is reset, it is interpreted as com-  
pletion of the self-test and an error is indicated by a  
non-zero value for the completion code (bits 3:0).  
Built-in Self-Test Address Offset 0Fh  
Register Name:  
Power-up value:  
00h  
External nvRAM/EPROM offset  
04Fh  
Boot-load:  
D7, D5-0 Read Only, D6 as PCI bus  
write only  
Attribute:  
Size:  
8 bits  
Figure 15. Built-In Self-Test Register  
7
X
6
0
5
4
3
0
00  
X
Completion Code (RO)  
Reserved (RO)  
Start BIST (R/WS)  
BIST Capable (RO)  
Bit  
Description  
7
BIST Capable. This bit indicates the Add-On device supports a built-in self-test when a 1 is returned. A 0 should  
be returned if this self-test feature is not required. This field is read only from the PCI interface.  
6
Start BIST. Writing a 1 to this bit indicates that the self-test should start. This bit can only be written if bit 7 is one.  
When bit 6 is set, an interrupt is issued to the Add-On interface. Other than through a reset, Bit 6 can only be  
cleared by a write to this element from the Add-On bus interface. The PCI bus specification requires that this bit  
be cleared within 2 seconds after being set, or the device will be failed. This bit is read/write set (R/WS).  
5:4  
3:0  
Reserved. These bits are reserved and are hardwired to 0.  
Completion Code. This field provides a method for detailing a device-specific error. It is considered valid when  
the start BIST (bit 6) changes from 1 to 0. An all-zero value for the completion code indicates successful com-  
pletion.  
44  
DS1656  
AMCC Confidential and Proprietary  
 复制成功!