Revision 5.03 – June 14, 2006
S5320 – PCI Match Maker: PCI Configuration Registers
Data Sheet
Latency Timer Register (LAT)
The latency timer defines the minimum amount of time
that a bus master can retain ownership of the PCI bus.
The S5320 is a target device requiring zero bus own-
ership time. The register is hardwired to zero.
Latency Timer
0Dh
Register Name:
Address Offset:
Power-up value:
Boot-load:
00h
not used
Read Only
8 bits
Attribute:
Size:
Figure 13. Latency Timer Register
7
0
00h
42
DS1656
AMCC Confidential and Proprietary