欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPM9560A 参数 Datasheet PDF下载

EPM9560A图片预览
型号: EPM9560A
PDF下载: 下载PDF文件 查看货源
内容描述: 可编程逻辑器件系列 [Programmable Logic Device Family]
分类和应用: 可编程逻辑器件
文件页数/大小: 46 页 / 495 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPM9560A的Datasheet PDF文件第19页浏览型号EPM9560A的Datasheet PDF文件第20页浏览型号EPM9560A的Datasheet PDF文件第21页浏览型号EPM9560A的Datasheet PDF文件第22页浏览型号EPM9560A的Datasheet PDF文件第24页浏览型号EPM9560A的Datasheet PDF文件第25页浏览型号EPM9560A的Datasheet PDF文件第26页浏览型号EPM9560A的Datasheet PDF文件第27页  
MAX 9000 Programmable Logic Device Family Data Sheet  
MAX 9000 devices can be programmed on Windows-based PCs with an  
Altera Logic Programmer card, the Master Programming Unit (MPU),  
and the appropriate device adapter. The MPU performs continuity  
checking to ensure adequate electrical contact between the adapter and  
the device.  
Programming  
with External  
Hardware  
For more information, see the Altera Programming Hardware Data Sheet.  
f
The MAX+PLUS II software can use text- or waveform-format test vectors  
created with the MAX+PLUS II Text Editor or Waveform Editor to test a  
programmed device. For added design verification, designers can  
perform functional testing to compare the functional behavior of a  
MAX 9000 device with the results of simulation.  
Data I/ O, BP Microsystems, and other programming hardware  
manufacturers also provide programming support for Altera devices.  
For more information, see Programming Hardware Manufacturers.  
f
MAX 9000 devices support JTAG BST circuitry as specified by IEEE Std.  
1149.1-1990. Table 10 describes the JTAG instructions supported by the  
MAX 9000 family. The pin-out tables starting on page 38 show the  
location of the JTAG control pins for each device. If the JTAG interface is  
not required, the JTAG pins are available as user I/ O pins.  
IEEE Std.  
1149.1 (JTAG)  
Boundary-Scan  
Support  
Table 10. MAX 9000 JTAG Instructions  
JTAG Instruction  
Description  
SAMPLE/PRELOAD Allows a snapshot of signals at the device pins to be captured and examined during  
normal device operation, and permits an initial data pattern output at the device pins.  
EXTEST  
Allows the external circuitry and board-level interconnections to be tested by forcing a test  
pattern at the output pins and capturing test results at the input pins.  
BYPASS  
Places the 1-bit bypass register between the TDIand TDOpins, which allows the BST  
data to pass synchronously through a selected device to adjacent devices during normal  
device operation.  
IDCODE  
Selects the IDCODE register and places it between TDIand TDO, allowing the IDCODE  
to be shifted out of TDO. Supported by the EPM9320A, EPM9400, EPM9480, and  
EPM9560A devices only.  
UESCODE  
Selects the user electronic signature (UESCODE) register and allows the UESCODE to  
be shifted out of TDOserially. This instruction is supported by MAX 9000A devices only.  
ISP Instructions  
These instructions are used when programming MAX 9000 devices via the JTAG ports  
with the BitBlaster or ByteBlasterMV download cable, or using a Jam File (.jam), Jam  
Byte-Code File (.jbc), or Serial Vector Format (.svf) File via an embedded processor or  
test equipment.  
Altera Corporation  
23  
 复制成功!