欢迎访问ic37.com |
会员登录 免费注册
发布采购

EPCS4SI8N 参数 Datasheet PDF下载

EPCS4SI8N图片预览
型号: EPCS4SI8N
PDF下载: 下载PDF文件 查看货源
内容描述: 串行配置器件 [Serial Configuration Devices]
分类和应用: 存储内存集成电路光电二极管过程控制系统PCSLTE可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟
文件页数/大小: 32 页 / 241 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EPCS4SI8N的Datasheet PDF文件第4页浏览型号EPCS4SI8N的Datasheet PDF文件第5页浏览型号EPCS4SI8N的Datasheet PDF文件第6页浏览型号EPCS4SI8N的Datasheet PDF文件第7页浏览型号EPCS4SI8N的Datasheet PDF文件第9页浏览型号EPCS4SI8N的Datasheet PDF文件第10页浏览型号EPCS4SI8N的Datasheet PDF文件第11页浏览型号EPCS4SI8N的Datasheet PDF文件第12页  
Active Serial FPGA Configuration  
f
f
For more information on configuring Cyclone II FPGAs in AS mode or  
other configuration modes, see Chapter 4, Configuring Cyclone II  
Devices in the Configuration Handbook, Volume 1.  
For more information on configuring Cyclone FPGAs in AS mode or  
other configuration modes, see Chapter 5, Configuring Cyclone FPGAs  
in the Configuration Handbook, Volume 1.  
Multiple devices can be configured by a single EPCS device. However,  
serial configuration devices cannot be cascaded. Check Table 4–1 to  
ensure the programming file size of the cascaded FPGAs does not exceed  
the capacity of a serial configuration device. Figure 4–4 shows the AS  
configuration scheme with multiple FPGAs in the chain. The first  
Stratix II or Cyclone device is the configuration master and has its  
MSEL[]pins set to AS mode. The following FPGAs are configuration  
slave devices and have their MSEL[]pins set to PS mode.  
Figure 4–4. Multiple Devices in AS Mode  
V
(1)  
V
(1)  
V
CC  
(1)  
CC  
CC  
10 k  
10 kΩ  
10 kΩ  
Stratix II or Cyclone Series FPGA (Master)  
FPGA (Slave)  
CONF_DONE  
CONF_DONE  
nSTATUS  
nSTATUS  
nCONFIG  
Serial  
Configuration  
Device (2)  
nCONFIG  
N.C.  
nCEO  
nCE  
nCEO  
nCE  
n
n
MSEL[n]  
MSEL[n]  
(3)  
(4)  
DATA  
DCLK  
nCS  
DATA0  
DCLK  
nCSO  
ASDO  
DATA0  
DCLK  
ASDI  
Notes to Figure 4–4:  
(1) VCC = 3.3-V.  
(2) Serial configuration devices cannot be cascaded.  
(3) Connect the FPGA MSEL[]input pins to select the AS configuration mode. For details, refer to the appropriate  
FPGA family chapter in the Configuration Handbook.  
(4) Connect the FPGA MSEL[]input pins to select the PS configuration mode. For details, refer to the appropriate  
FPGA family chapter in the Configuration Handbook  
4–8  
Core Version a.b.c variable  
Altera Corporation  
July 2004  
Configuration Handbook, Volume 2  
 
 复制成功!