欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1S20F672C7N 参数 Datasheet PDF下载

EP1S20F672C7N图片预览
型号: EP1S20F672C7N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 2132 CLBs, 18460-Cell, CMOS, PBGA672, 35 X 35 MM, 1.27 MM PITCH, LEAD FREE, BGA-672]
分类和应用:
文件页数/大小: 292 页 / 1528 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1S20F672C7N的Datasheet PDF文件第97页浏览型号EP1S20F672C7N的Datasheet PDF文件第98页浏览型号EP1S20F672C7N的Datasheet PDF文件第99页浏览型号EP1S20F672C7N的Datasheet PDF文件第100页浏览型号EP1S20F672C7N的Datasheet PDF文件第102页浏览型号EP1S20F672C7N的Datasheet PDF文件第103页浏览型号EP1S20F672C7N的Datasheet PDF文件第104页浏览型号EP1S20F672C7N的Datasheet PDF文件第105页  
Stratix Architecture  
Figure 2–44. EP1S25, EP1S20 & EP1S10 Device Fast Clock Pin Connections to  
Fast Regional Clocks  
FCLK[1..0]  
FCLK[7..6]  
2
2
(1), (2)  
(1), (2)  
2
2
FCLK[1..0]  
FCLK[1..0]  
FCLK[1..0]  
FCLK[1..0]  
2
2
2
2
(1), (2)  
(1), (2)  
FCLK[3..2]  
FCLK[5..4]  
Notes to Figure 2–44:  
(1) This is a set of two multiplexers.  
(2) In addition to the FCLKpin inputs, there is also an input from the I/O interconnect.  
Altera Corporation  
July 2005  
2–77  
Stratix Device Handbook, Volume 1  
 
 
 复制成功!