欢迎访问ic37.com |
会员登录 免费注册
发布采购

EP1C6F256I8 参数 Datasheet PDF下载

EP1C6F256I8图片预览
型号: EP1C6F256I8
PDF下载: 下载PDF文件 查看货源
内容描述: 气旋FPGA系列 [Cyclone FPGA Family]
分类和应用: 可编程逻辑时钟
文件页数/大小: 94 页 / 1066 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号EP1C6F256I8的Datasheet PDF文件第39页浏览型号EP1C6F256I8的Datasheet PDF文件第40页浏览型号EP1C6F256I8的Datasheet PDF文件第41页浏览型号EP1C6F256I8的Datasheet PDF文件第42页浏览型号EP1C6F256I8的Datasheet PDF文件第44页浏览型号EP1C6F256I8的Datasheet PDF文件第45页浏览型号EP1C6F256I8的Datasheet PDF文件第46页浏览型号EP1C6F256I8的Datasheet PDF文件第47页  
Preliminary Information  
Cyclone FPGA Family Data Sheet  
Programmable Duty Cycle  
The programmable duty cycle allows PLLs to generate clock outputs with  
a variable duty cycle. This feature is supported on each PLL post-scale  
counter (g0, g1, e). The duty cycle setting is achieved by a low- and high-  
time count setting for the post-scale dividers. The Quartus II software uses  
the frequency input and the required multiply or divide rate to determine  
the duty cycle choices.  
Control Signals  
There are three control signals for clearing and enabling PLLs and their  
outputs. The designer can use these signals to control PLL  
resynchronization and the ability to gate PLL output clocks for low-power  
applications.  
The pllenablesignal enables and disables PLLs. When the pllenable  
signal is low, the clock output ports are driven by ground and all the PLLs  
go out of lock. When the pllenablesignal goes high again, the PLLs  
relock and resynchronize to the input clocks. An input pin or LE output  
can drive the pllenablesignal.  
The aresetsignals are reset/resynchronization inputs for each PLL.  
Cyclone devices can drive these input signals from input pins or from LEs.  
When aresetis driven high, the PLL counters will reset, clearing the PLL  
output and placing the PLL out of lock. When driven low again, the PLL  
will resynchronize to its input as it relocks.  
The pfdenasignals control the phase frequency detector (PFD) output  
with a programmable gate. If you disable the PFD, the VCO will operate  
at its last set value of control voltage and frequency with some drift, and  
the system will continue running when the PLL goes out of lock or the  
input clock disables. By maintaining the last locked frequency, the system  
has time to store its current settings before shutting down. The designer  
can either use their own control signal or gated locked status signals to  
trigger the pfdenasignal.  
For more information on Cyclone PLLs, see AN 251: Using PLLs in Cyclone  
Devices.  
f
Altera Corporation  
43  
 复制成功!