2–4
Chapter 2: Board Components
Featured Device: MAX V CPLD
Table 2–3 lists the MAX V CPLD device component reference and manufacturing
information.
Table 2–3. MAX V CPLD Device Component Reference and Manufacturing Information
Manufacturing
Part Number
Manufacturer
Website
Board Reference
Description
Manufacturer
MAX V CPLD, 256-pin FBGA
package, 570 LEs, lead-free.
U5
Altera Corporation
5M570ZF256C5N
www.altera.com
I/O Resources
The 5M570ZF256C5N device support two I/O banks and each of these banks support
all the LVTTL, LVCMOS, LVDS, and RSDS standards.
Figure 2–2 illustrates the bank organization for the 5M570ZF256C5N device in a
256-pin FBGA package.
Figure 2–2. 5M570ZF256C5N Device I/O Bank Diagram (Note 1)
I/O Bank 1
I/O Bank 2
5M570ZF256C5N
Note to Figure 2–2:
(1) This figure is a top view of the silicon die and is a graphical representation only. Refer to the pin list and the Quartus II
software for exact pin locations.
Table 2–4 lists the MAX V CPLD device pin count and usage by function on the
development board.
Table 2–4. MAX V CPLD Device I/O Pin Count and Usage (Part 1 of 2)
Function
40-pin GPIO Header A
40-pin GPIO Header B
PC Speaker Header
DC Motor Headers
I/O Standard
I/O Count
Special Pins
3.3-V CMOS
36
36
8
—
—
—
—
1.2-V to 3.3-V
18
MAX V CPLD Development Board Reference Manual
January 2011 Altera Corporation
ALTERA [ ALTERA CORPORATION ]
