欢迎访问ic37.com |
会员登录 免费注册
发布采购

5ASXMB3E4F31I3N 参数 Datasheet PDF下载

5ASXMB3E4F31I3N图片预览
型号: 5ASXMB3E4F31I3N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 670MHz, PBGA896, ROHS COMPLIANT, FBGA-896]
分类和应用: 时钟LTE可编程逻辑
文件页数/大小: 184 页 / 1809 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第88页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第89页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第90页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第91页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第93页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第94页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第95页浏览型号5ASXMB3E4F31I3N的Datasheet PDF文件第96页  
AV-51002  
2017.02.10  
1-89  
Glossary  
Term  
Definition  
Transmitter Output Waveforms  
Single-Ended Waveform  
Positive Channel (p) = V  
OH  
V
OD  
Negative Channel (n) = V  
OL  
V
CM  
Ground  
Differential Waveform  
V
OD  
p - n = 0 V  
V
OD  
fHSCLK  
fHSDR  
fHSDRDPA  
J
Lefꢀright PLL input clock frequency.  
High-speed I/O block—Maximum/minimum LVDS data transfer rate (fHSDR =1/TUI), non-DPA.  
High-speed I/O block—Maximum/minimum LVDS data transfer rate (fHSDRDPA =1/TUI), DPA.  
High-speed I/O block—Deserialization factor (width of parallel data bus).  
Arria V GX, GT, SX, and ST Device Datasheet  
Send Feedback  
Altera Corporation  
 复制成功!