欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4527BVQ 参数 Datasheet PDF下载

AK4527BVQ图片预览
型号: AK4527BVQ
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能多通道音频编解码器 [HIGH PERFORMANCE MULTI-CHANNEL AUDIO CODEC]
分类和应用: 解码器编解码器消费电路商用集成电路
文件页数/大小: 33 页 / 293 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4527BVQ的Datasheet PDF文件第15页浏览型号AK4527BVQ的Datasheet PDF文件第16页浏览型号AK4527BVQ的Datasheet PDF文件第17页浏览型号AK4527BVQ的Datasheet PDF文件第18页浏览型号AK4527BVQ的Datasheet PDF文件第20页浏览型号AK4527BVQ的Datasheet PDF文件第21页浏览型号AK4527BVQ的Datasheet PDF文件第22页浏览型号AK4527BVQ的Datasheet PDF文件第23页  
ASAHI KASEI  
[AK4527B]  
n Soft mute operation  
Soft mute operation is performed at digital domain. When the SMUTE pin goes to “H”, the output signal is attenuated by  
-during 1024 LRCK cycles. When the SMUTE pin is returned to “L”, the mute is cancelled and the output attenuation  
gradually changes to 0dB during 1024 LRCK cycles. If the soft mute is cancelled within 1024 LRCK cycles after starting  
the operation, the attenuation is discontinued and returned to 0dB. The soft mute is effective for changing the signal  
source without stopping the signal transmission.  
SMUTE  
1024/fs  
(1)  
1024/fs  
0dB  
(3)  
Attenuation  
-
GD  
GD  
(2)  
AOUT  
(4)  
8192/fs  
DZF1,2  
Notes:  
(1) The output signal is attenuated by -during 1024 LRCK cycles (1024/fs).  
(2) Analog output corresponding to digital input have the group delay (GD).  
(3) If the soft mute is cancelled within 1024 LRCK cycles, the attenuation is discontinued and returned to 0dB.  
(4) When the input data of all channels in the group are continuously zeros for 8192 LRCK cycles, DZF pin  
corresponding to the group goes to “H”. DZF pin immediately goes to “L” if input data of any channel in the group  
is not zero after going DZF “H”.  
Figure 5. Soft mute and zero detection  
n System Reset  
The AK4527B should be reset once by bringing PDN = “L” upon power-up. The AK4527B is powered up and the  
internal timing starts clocking by LRCK “” after exiting reset and power down state by MCLK. The AK4527B is in the  
power-down mode until MCLK and LRCK are input.  
MS0056-E-00  
2000/10  
- 19 -  
 复制成功!