欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4492ECB 参数 Datasheet PDF下载

AK4492ECB图片预览
型号: AK4492ECB
PDF下载: 下载PDF文件 查看货源
内容描述: [Quality Oriented 32-Bit 2ch DAC]
分类和应用:
文件页数/大小: 101 页 / 2100 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4492ECB的Datasheet PDF文件第7页浏览型号AK4492ECB的Datasheet PDF文件第8页浏览型号AK4492ECB的Datasheet PDF文件第9页浏览型号AK4492ECB的Datasheet PDF文件第10页浏览型号AK4492ECB的Datasheet PDF文件第12页浏览型号AK4492ECB的Datasheet PDF文件第13页浏览型号AK4492ECB的Datasheet PDF文件第14页浏览型号AK4492ECB的Datasheet PDF文件第15页  
[AK4492]  
6. Absolute Maximum Ratings  
(AVSS = DVSS = VSSL = VSSR = VREFLL = VREFLR = 0 V; Note 5)  
Parameter  
Symbol  
Min.  
0.3  
0.3  
0.3  
0.3  
-
Max.  
Unit  
6.0  
2.5  
6.0  
6.0  
Digital I/O  
Digital Core  
Clock Ineterface  
Analog  
|AVSS DVSS| (Note 6)  
TVDDam  
DVDDam  
AVDDam  
VDDL/Ram  
GND  
V
V
V
V
V
Power  
Supplies:  
0.3  
Input Current, Any Pin Except Supplies  
Digital Input Voltage (Note 7)  
IIN  
VIND  
Ta  
-
10  
mA  
V
0.3  
40  
65  
(TVDD+0.3) or 6.0  
Ambient Temperature (Power supplied)  
Storage Temperature  
85  
C  
C  
Tstg  
150  
Note 5. All voltages with respect to ground.  
Note 6. AVSS, DVSS, VSSL and VSSR must be connected to the same analog ground plane.  
Note 7. Max value of VIND is lower either of (TVDD + 0.3) or 6.0V.  
WARNING: Operation at or beyond these limits may result in permanent damage to the device.  
Normal operation is not guaranteed at these extremes.  
7. Recommended Operating Conditions  
(AVSS = DVSS = VSSL = VSSR = VREFLL = VREFLR = 0 V; Note 5)  
Parameter  
Symbol  
Min.  
Typ.  
Max.  
Unit  
LDOE pin = L”  
Digital I/O  
TVDD  
AVDD  
DVDD  
DVDD  
DVDD  
1.7  
1.8  
1.8  
1.8  
5.0  
3.6  
3.6  
1.98  
5.25  
V
V
V
V
Clock Ineterface  
Digital Core  
Analog  
Power Supplies  
VDDL/R  
4.75  
LDOE pin = H”  
Digital I/O  
TVDD  
AVDD  
VDDL/R  
VREFHL/R VDDL/R-0.5  
VREFLL/R  
3.0  
3.0  
4.75  
3.3  
3.3  
5.0  
3.6  
3.6  
5.25  
VDDL/R  
-
V
V
V
V
V
Clock Ineterface  
Analog  
Voltage Reference “H” voltage reference  
(Note 8) “L” voltage reference  
Note 5. All voltages with respect to ground.  
Note 8.The analog output voltage scales with the voltage of (VREFHL/R VREFLL/R).  
-
-
VSSL/R  
Note 9. TVDD and AVDD must be connected to the same ground plane and powered up at the same time.  
When not using the LDO (LDOE pin = L), all power supplies (DVDD (1.8V), TVDD and AVDD  
(3.3V) and VDDL/R (5V)) should be powered up at the same time or sequentially in the order of  
3.3V (TVDD, AVDD), 1.8V (DVDD) and 5V (VDDL/R).  
Note 10. The internal LDO outputs DVDD (1.8V) when the LDOE pin = H. 3.3V (TVDD and AVDD)  
power supplies must be powered up before or at the same time with 5V (VDDL/R) power  
supplies when the LDOE pin = “H”.  
* AKM assumes no responsibility for the usage beyond the conditions in this data sheet.  
016011073-E-00  
2016/12  
- 11 -  
 
 
 
 
 复制成功!