欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4480 参数 Datasheet PDF下载

AK4480图片预览
型号: AK4480
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能114分贝32位DAC [High Performance 114dB 32-Bit DAC]
分类和应用:
文件页数/大小: 44 页 / 567 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4480的Datasheet PDF文件第24页浏览型号AK4480的Datasheet PDF文件第25页浏览型号AK4480的Datasheet PDF文件第26页浏览型号AK4480的Datasheet PDF文件第27页浏览型号AK4480的Datasheet PDF文件第29页浏览型号AK4480的Datasheet PDF文件第30页浏览型号AK4480的Datasheet PDF文件第31页浏览型号AK4480的Datasheet PDF文件第32页  
[AK4480]  
Soft Mute Operation (PCM and DSD)  
The soft mute operation is performed at digital domain. When the SMUTE pin goes to “H” or the SMUTE bit set to “1”,  
the output signal is attenuated by −∞ during ATT_DATA × ATT transition time from the current ATT level. When the  
SMUTE pin is returned to “L” or the SMUTE bit is returned to “0”, the mute is cancelled and the output attenuation  
gradually changes to the ATT level during ATT_DATA × ATT transition time. If the soft mute is cancelled before  
attenuating −∞ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle.  
The soft mute is effective for changing the signal source without stopping the signal transmission.  
SMUTE pin or  
SMUTE bit  
(1)  
(1)  
ATT_Level  
Attenuation  
(3)  
-∞  
GD  
(2)  
GD  
(2)  
AOUT  
(4)  
8192/fs  
DZF pin  
Notes:  
(1) ATT_DATA × ATT transition time. For example, this time is 1020LRCK cycles (1020/fs) at ATT_DATA=255 in  
Normal Speed Mode.  
(2) The analog output corresponding to the digital input has group delay (GD).  
(3) If the soft mute is cancelled before attenuating −∞ after starting the operation, the attenuation is discontinued  
and returned to ATT level by the same cycle.  
(4) When the input data for each channel is continuously zeros for 8192 LRCK cycles, the DZF pin for each channel  
goes to “H”. The DZF pin immediately returns to “L” if input data are not zero.  
Figure 12. Soft Mute Function  
System Reset  
The AK4480 should be reset once by bringing the PDN pin = “L” upon power-up. The analog block exits power-down  
mode by MCLK input and the digital block exits power-down mode after the internal counter counts MCLK for 4/fs.  
MS1146-E-03  
2012/01  
- 28 -  
 复制成功!